Yash Subramanian

VLSI Design Engineer

RESUME_1533

Location: Warangal, Telangana, India | Email: yash.subramanian.resume_1533@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 9 years

PROFESSIONAL SUMMARY

VLSI Design Engineer with 9 years of experience in vlsi design, using Verilog, SystemVerilog, RTL Design, UVM. Experienced in functional verification, rtl quality and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: Static Timing Analysis, SystemVerilog, Tcl, Lint, RTL Design, UVM, Cadence, Synthesis, Python, Functional Coverage, Synopsys, Verilog

Methods: Functional verification, RTL quality, Design constraints

PROFESSIONAL EXPERIENCE

Lead VLSI Design Engineer | Urbanaut Engineering | Jan 2023 - Present

- Reduced synthesis area by 24% using RTL refactoring and sharing
- Resolved 624 priority lint and CDC findings before implementation sign-off
- Raised verification functional coverage to 98% after closing priority corner cases
- Coordinated engineering design reviews, acceptance criteria and test evidence with cross-functional stakeholders.

VLSI Design Engineer | KoraLink Innovations | Jan 2020 - Dec 2022

- Raised verification functional coverage to 97% after closing priority corner cases
- Improved critical-path timing margin by 29% through pipeline balancing

Associate VLSI Design Engineer | JuniperWorks Systems | Jul 2017 - Dec 2019

- Reduced synthesis area by 33% using RTL refactoring and sharing
- Resolved 518 priority lint and CDC findings before implementation sign-off

PROJECTS

RISC-V Execution Block | Verilog, SystemVerilog, Synthesis, Synopsys

- Designed RTL control logic, timing constraints and constrained-random tests.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

CDC Verification Suite | Synopsys, RTL Design, UVM, Tcl

- Developed cross-domain checks and timing waiver documentation.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

EDUCATION

B.Tech in Electronics and Communication Engineering, Sahyadri College of Engineering, 2017

Relevant Methods: Functional verification, RTL quality, Design constraints

CERTIFICATIONS

RTL Design and Verification (2023)