Arpita Khan

VLSI Design Engineer

RESUME_1580

Location: Coimbatore, Tamil Nadu, India | Email: arpita.khan.resume_1580@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: Fresher; internship experience

PROFESSIONAL SUMMARY

Entry-level VLSI Design Engineer trained in Verilog, SystemVerilog, RTL Design, UVM. Has hands-on academic and internship experience in functional verification, implementation, test documentation and engineering problem solving.

TECHNICAL SKILLS

Skills: SystemVerilog, CDC, Verilog, Synopsys, Synthesis, UVM, Static Timing Analysis, Lint, Cadence, Functional Coverage, Python, RTL Design

Methods: Functional verification, RTL quality, Design constraints

PROFESSIONAL EXPERIENCE

Engineering Intern - VLSI Design | ZenithTrail Technologies | Jan 2026 - Jun 2026

- Raised verification functional coverage to 92% after closing priority corner cases
- Wrote repeatable test notes, reviewed results with a mentor and documented prioritized fixes.
- Demonstrated prototype trade-offs using rtl quality.

PROJECTS

Low-Power Register File | Verilog, UVM, SystemVerilog, Synthesis

- Evaluated clock-gating opportunities and synthesis tradeoffs.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

RISC-V Execution Block | RTL Design, Cadence, CDC, Lint

- Designed RTL control logic, timing constraints and constrained-random tests.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

EDUCATION

B.Tech in Electronics and Communication Engineering, Northbridge College of Technology, 2026
Relevant Methods: Functional verification, RTL quality, Design constraints

CERTIFICATIONS

RTL Design and Verification (2026)