Harini Singh

VLSI Design Engineer

RESUME_1627

Location: Mumbai, Maharashtra, India | Email: harini.singh.resume_1627@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 3 years

PROFESSIONAL SUMMARY

VLSI Design Engineer with 3 years of experience in vlsi design, using Verilog, SystemVerilog, RTL Design, UVM. Experienced in functional verification, rtl quality and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: ASIC, Static Timing Analysis, UVM, Synthesis, Verilog, SystemVerilog, RTL Design, Tcl, Lint, CDC, Cadence, Synopsys

Methods: Functional verification, RTL quality, Design constraints

PROFESSIONAL EXPERIENCE

VLSI Design Engineer | DeltaPoint Innovations | Jul 2023 - Present

- Raised verification functional coverage to 94% after closing priority corner cases
- Improved critical-path timing margin by 21% through pipeline balancing
- Resolved 323 priority lint and CDC findings before implementation sign-off
- Coordinated engineering design reviews, acceptance criteria and test evidence with cross-functional stakeholders.

PROJECTS

Low-Power Register File | Cadence, Static Timing Analysis, SystemVerilog, RTL Design

- Evaluated clock-gating opportunities and synthesis tradeoffs.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

CDC Verification Suite | Cadence, SystemVerilog, RTL Design, UVM

- Developed cross-domain checks and timing waiver documentation.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

EDUCATION

B.Tech in Electronics and Communication Engineering, Silverlake School of Engineering, 2023
Relevant Methods: Functional verification, RTL quality, Design constraints

CERTIFICATIONS

Static Timing Analysis (2025)