Dev Chatterjee

VLSI Design Engineer

RESUME_1674

Location: Warangal, Telangana, India | Email: dev.chatterjee.resume_1674@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 9 years

PROFESSIONAL SUMMARY

VLSI Design Engineer with 9 years of experience in vlsi design, using Verilog, SystemVerilog, RTL Design, UVM. Experienced in functional verification, rtl quality and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: Tcl, UVM, RTL Design, SystemVerilog, Static Timing Analysis, Functional Coverage, Verilog, Python, Synthesis, Synopsys, Cadence, CDC

Methods: Functional verification, RTL quality, Design constraints

PROFESSIONAL EXPERIENCE

Lead VLSI Design Engineer | LuminaForge Technologies | Jan 2023 - Present

- Raised verification functional coverage to 93% after closing priority corner cases
- Reduced synthesis area by 38% using RTL refactoring and sharing
- Improved critical-path timing margin by 24% through pipeline balancing
- Coordinated engineering design reviews, acceptance criteria and test evidence with cross-functional stakeholders.

VLSI Design Engineer | Urbanaut Engineering | Jan 2020 - Dec 2022

- Improved critical-path timing margin by 12% through pipeline balancing
- Resolved 626 priority lint and CDC findings before implementation sign-off

Associate VLSI Design Engineer | Meridian Vector Labs | Jul 2017 - Dec 2019

- Raised verification functional coverage to 98% after closing priority corner cases
- Reduced synthesis area by 20% using RTL refactoring and sharing

PROJECTS

AXI Bus Verification IP | CDC, Tcl, Cadence, Synthesis

- Implemented UVM sequences, scoreboards and protocol assertions.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

RISC-V Execution Block | Cadence, Tcl, SystemVerilog, UVM

- Designed RTL control logic, timing constraints and constrained-random tests.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

EDUCATION

B.Tech in Electronics and Communication Engineering, Bayview Institute of Engineering, 2017

Relevant Methods: Functional verification, RTL quality, Design constraints

CERTIFICATIONS

Static Timing Analysis (2019)