Naveen Shah

FPGA Design Engineer

RESUME_1675

Location: Gurugram, Haryana, India | Email: naveen.shah.resume_1675@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 7 years

PROFESSIONAL SUMMARY

FPGA Design Engineer with 7 years of experience in fpga, using VHDL, Verilog, Xilinx Vivado, Intel Quartus. Experienced in rtl simulation, fixed-point arithmetic and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: DSP, Python, VHDL, Xilinx Vivado, Timing Closure, FPGA, AXI4, Intel Quartus, Hardware Simulation, SPI, Verilog, ILA

Methods: RTL simulation, Fixed-point arithmetic, Board bring-up

PROFESSIONAL EXPERIENCE

Senior FPGA Design Engineer | Meridian Vector Labs | Jan 2022 - Present

- Reduced FPGA resource utilization by 36% through arithmetic sharing
- Verified 661 protocol corner cases with repeatable simulation suites
- Lowered end-to-end data-path latency by 25% using pipelined logic
- Coordinated engineering design reviews, acceptance criteria and test evidence with cross-functional stakeholders.

Associate FPGA Design Engineer | TerraNex Solutions | Jul 2019 - Dec 2021

- Lowered end-to-end data-path latency by 39% using pipelined logic
- Improved maximum operating frequency by 20% after timing-path optimization

PROJECTS

Camera Data Bridge | VHDL, FPGA, ILA, Xilinx Vivado

- Designed AXI streaming logic, frame buffers and clock-domain boundaries.
- Documented acceptance criteria and evaluated the design using fixed-point arithmetic and board bring-up.

Real-Time Signal Filter | Intel Quartus, Python, Verilog, VHDL

- Implemented fixed-point FPGA pipelines with testbench golden models.
- Documented acceptance criteria and evaluated the design using fixed-point arithmetic and board bring-up.

EDUCATION

B.Tech in Electronics and Communication Engineering, Blue River College of Technology, 2019

Relevant Methods: RTL simulation, Fixed-point arithmetic, Board bring-up

CERTIFICATIONS

Digital Signal Processing Basics (2021)