Sana Parekh

VLSI Design Engineer

RESUME_1909

Location: Lucknow, Uttar Pradesh, India | Email: sana.parekh.resume_1909@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 10 years

PROFESSIONAL SUMMARY

VLSI Design Engineer with 10 years of experience in vlsi design, using Verilog, SystemVerilog, RTL Design, UVM. Experienced in functional verification, rtl quality and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: ASIC, Cadence, Synthesis, Python, SystemVerilog, Synopsys, Lint, UVM, Tcl, RTL Design, Verilog, Static Timing Analysis

Methods: Functional verification, RTL quality, Design constraints

PROFESSIONAL EXPERIENCE

Lead VLSI Design Engineer | BrioTech Labs | Jan 2023 - Present

- Raised verification functional coverage to 92% after closing priority corner cases
- Resolved 680 priority lint and CDC findings before implementation sign-off
- Reduced synthesis area by 13% using RTL refactoring and sharing
- Coordinated engineering design reviews, acceptance criteria and test evidence with cross-functional stakeholders.

VLSI Design Engineer | Asterline Engineering | Jan 2019 - Dec 2022

- Reduced synthesis area by 40% using RTL refactoring and sharing
- Improved critical-path timing margin by 29% through pipeline balancing

Associate VLSI Design Engineer | KoraLink Innovations | Jul 2016 - Dec 2018

- Raised verification functional coverage to 93% after closing priority corner cases
- Resolved 407 priority lint and CDC findings before implementation sign-off

PROJECTS

Low-Power Register File | SystemVerilog, Synopsys, Synthesis, Verilog

- Evaluated clock-gating opportunities and synthesis tradeoffs.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

AXI Bus Verification IP | Synopsys, Verilog, Python, SystemVerilog

- Implemented UVM sequences, scoreboards and protocol assertions.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

EDUCATION

B.Tech in Electronics and Communication Engineering, Silverlake School of Engineering, 2016

Relevant Methods: Functional verification, RTL quality, Design constraints

CERTIFICATIONS

Static Timing Analysis (2018)