Shruti Patel

VLSI Design Engineer

RESUME_1956

Location: Chandigarh, Punjab, India | Email: shruti.patel.resume_1956@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 9 years

PROFESSIONAL SUMMARY

VLSI Design Engineer with 9 years of experience in vlsi design, using Verilog, SystemVerilog, RTL Design, UVM. Experienced in functional verification, rtl quality and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: UVM, ASIC, RTL Design, Verilog, Synthesis, Synopsys, Cadence, Static Timing Analysis, Tcl, CDC, SystemVerilog, Functional Coverage

Methods: Functional verification, RTL quality, Design constraints

PROFESSIONAL EXPERIENCE

Lead VLSI Design Engineer | Meridian Vector Labs | Jan 2023 - Present

- Raised verification functional coverage to 92% after closing priority corner cases
- Resolved 322 priority lint and CDC findings before implementation sign-off
- Reduced synthesis area by 37% using RTL refactoring and sharing
- Coordinated engineering design reviews, acceptance criteria and test evidence with cross-functional stakeholders.

VLSI Design Engineer | GlideArc Solutions | Jan 2020 - Dec 2022

- Reduced synthesis area by 26% using RTL refactoring and sharing
- Improved critical-path timing margin by 27% through pipeline balancing

Associate VLSI Design Engineer | KoraLink Innovations | Jul 2017 - Dec 2019

- Raised verification functional coverage to 92% after closing priority corner cases
- Resolved 119 priority lint and CDC findings before implementation sign-off

PROJECTS

CDC Verification Suite | Tcl, RTL Design, Synopsys, SystemVerilog

- Developed cross-domain checks and timing waiver documentation.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

Low-Power Register File | CDC, Synthesis, SystemVerilog, Static Timing Analysis

- Evaluated clock-gating opportunities and synthesis tradeoffs.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

EDUCATION

B.Tech in Electronics and Communication Engineering, Silverlake School of Engineering, 2017
Relevant Methods: Functional verification, RTL quality, Design constraints

CERTIFICATIONS

Static Timing Analysis (2020)