Sujal Yadav

FPGA Design Engineer

RESUME_1957

Location: Ahmedabad, Gujarat, India | Email: sujal.yadav.resume_1957@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 6 years

PROFESSIONAL SUMMARY

FPGA Design Engineer with 6 years of experience in fpga, using VHDL, Verilog, Xilinx Vivado, Intel Quartus. Experienced in rtl simulation, fixed-point arithmetic and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: UART, SPI, Verilog, Tcl, ILA, VHDL, Xilinx Vivado, AXI4, FPGA, DSP, Intel Quartus, Python

Methods: RTL simulation, Fixed-point arithmetic, Board bring-up

PROFESSIONAL EXPERIENCE

Senior FPGA Design Engineer | GlideArc Solutions | Jan 2023 - Present

- Verified 250 protocol corner cases with repeatable simulation suites
- Reduced FPGA resource utilization by 20% through arithmetic sharing
- Improved maximum operating frequency by 19% after timing-path optimization
- Coordinated engineering design reviews, acceptance criteria and test evidence with cross-functional stakeholders.

Associate FPGA Design Engineer | OrionPath Technologies | Jul 2020 - Dec 2022

- Improved maximum operating frequency by 39% after timing-path optimization
- Lowered end-to-end data-path latency by 25% using pipelined logic

PROJECTS

Camera Data Bridge | Xilinx Vivado, FPGA, Python, AXI4

- Designed AXI streaming logic, frame buffers and clock-domain boundaries.
- Documented acceptance criteria and evaluated the design using fixed-point arithmetic and board bring-up.

Real-Time Signal Filter | FPGA, DSP, Verilog, Tcl

- Implemented fixed-point FPGA pipelines with testbench golden models.
- Documented acceptance criteria and evaluated the design using fixed-point arithmetic and board bring-up.

EDUCATION

B.Tech in Electronics and Communication Engineering, Western Plains Institute of Technology, 2020
Relevant Methods: RTL simulation, Fixed-point arithmetic, Board bring-up

CERTIFICATIONS

Timing Closure Training (2022)