Karan Singh

VLSI Design Engineer

RESUME_1016

Location: Noida, Uttar Pradesh, India | Email: karan.singh.resume_1016@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: Fresher; internship experience

PROFESSIONAL SUMMARY

Entry-level VLSI Design Engineer trained in Verilog, SystemVerilog, RTL Design, UVM. Has hands-on academic and internship experience in functional verification, implementation, test documentation and engineering problem solving.

TECHNICAL SKILLS

Skills: UVM, Synthesis, Cadence, Static Timing Analysis, RTL Design, ASIC, CDC, Lint, Verilog, SystemVerilog, Synopsys, Functional Coverage

Methods: Functional verification, RTL quality, Design constraints

PROFESSIONAL EXPERIENCE

Engineering Intern - VLSI Design | DeltaPoint Innovations | Jan 2026 - Jun 2026

- Raised verification functional coverage to 96% after closing priority corner cases
- Wrote repeatable test notes, reviewed results with a mentor and documented prioritized fixes.
- Demonstrated prototype trade-offs using rtl quality.

PROJECTS

Low-Power Register File | Functional Coverage, SystemVerilog, Synthesis, CDC

- Evaluated clock-gating opportunities and synthesis tradeoffs.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

RISC-V Execution Block | RTL Design, Verilog, Cadence, ASIC

- Designed RTL control logic, timing constraints and constrained-random tests.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

EDUCATION

B.Tech in Electronics and Communication Engineering, Narmada School of Technology, 2026
Relevant Methods: Functional verification, RTL quality, Design constraints

CERTIFICATIONS

UVM Methodology Training (2026)