Shreya Shukla

VLSI Design Engineer

RESUME_1063

Location: Surat, Gujarat, India | Email: shreya.shukla.resume_1063@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 12 years

PROFESSIONAL SUMMARY

VLSI Design Engineer with 12 years of experience in vlsi design, using Verilog, SystemVerilog, RTL Design, UVM. Experienced in functional verification, rtl quality and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: Cadence, Python, Lint, Functional Coverage, Tcl, Static Timing Analysis, UVM, ASIC, Verilog, SystemVerilog, Synopsys, RTL Design

Methods: Functional verification, RTL quality, Design constraints

PROFESSIONAL EXPERIENCE

Lead VLSI Design Engineer | PrismArc Solutions | Jan 2022 - Present

- Improved critical-path timing margin by 23% through pipeline balancing
- Reduced synthesis area by 30% using RTL refactoring and sharing
- Raised verification functional coverage to 98% after closing priority corner cases
- Coordinated engineering design reviews, acceptance criteria and test evidence with cross-functional stakeholders.

VLSI Design Engineer | Asterline Engineering | Jan 2018 - Dec 2021

- Raised verification functional coverage to 93% after closing priority corner cases
- Resolved 581 priority lint and CDC findings before implementation sign-off

Associate VLSI Design Engineer | Foresight Industrial | Jul 2014 - Dec 2017

- Improved critical-path timing margin by 36% through pipeline balancing
- Reduced synthesis area by 20% using RTL refactoring and sharing

PROJECTS

CDC Verification Suite | Python, UVM, ASIC, Static Timing Analysis

- Developed cross-domain checks and timing waiver documentation.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

RISC-V Execution Block | Static Timing Analysis, Python, RTL Design, Tcl

- Designed RTL control logic, timing constraints and constrained-random tests.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

EDUCATION

B.Tech in Electronics and Communication Engineering, Blue River College of Technology, 2014
Relevant Methods: Functional verification, RTL quality, Design constraints

CERTIFICATIONS

Static Timing Analysis (2019)