Devansh Verma

FPGA Design Engineer

RESUME_1064

Location: Surat, Gujarat, India | Email: devansh.verma.resume_1064@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 8 years

PROFESSIONAL SUMMARY

FPGA Design Engineer with 8 years of experience in fpga, using VHDL, Verilog, Xilinx Vivado, Intel Quartus. Experienced in rtl simulation, fixed-point arithmetic and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: DSP, FPGA, Verilog, AXI4, Python, Xilinx Vivado, Intel Quartus, VHDL, ILA, Timing Closure, Hardware Simulation, Tcl

Methods: RTL simulation, Fixed-point arithmetic, Board bring-up

PROFESSIONAL EXPERIENCE

Senior FPGA Design Engineer | JuniperWorks Systems | Jan 2023 - Present

- Reduced FPGA resource utilization by 36% through arithmetic sharing
- Verified 698 protocol corner cases with repeatable simulation suites
- Improved maximum operating frequency by 13% after timing-path optimization
- Coordinated engineering design reviews, acceptance criteria and test evidence with cross-functional stakeholders.

FPGA Design Engineer | Cedarwave Systems | Jan 2021 - Dec 2022

- Improved maximum operating frequency by 31% after timing-path optimization
- Lowered end-to-end data-path latency by 26% using pipelined logic

Associate FPGA Design Engineer | GlideArc Solutions | Jul 2018 - Dec 2020

- Reduced FPGA resource utilization by 23% through arithmetic sharing
- Verified 816 protocol corner cases with repeatable simulation suites

PROJECTS

Camera Data Bridge | Timing Closure, Verilog, ILA, Intel Quartus

- Designed AXI streaming logic, frame buffers and clock-domain boundaries.
- Documented acceptance criteria and evaluated the design using fixed-point arithmetic and board bring-up.

Real-Time Signal Filter | Python, ILA, Hardware Simulation, AXI4

- Implemented fixed-point FPGA pipelines with testbench golden models.
- Documented acceptance criteria and evaluated the design using fixed-point arithmetic and board bring-up.

EDUCATION

B.Tech in Electronics and Communication Engineering, Northbridge College of Technology, 2018
Relevant Methods: RTL simulation, Fixed-point arithmetic, Board bring-up

CERTIFICATIONS

Digital Signal Processing Basics (2020)