Ansh Dubey

VLSI Design Engineer

RESUME_1110

Location: Faridabad, Haryana, India | Email: ansh.dubey.resume_1110@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: Fresher; internship experience

PROFESSIONAL SUMMARY

Entry-level VLSI Design Engineer trained in Verilog, SystemVerilog, RTL Design, UVM. Has hands-on academic and internship experience in functional verification, implementation, test documentation and engineering problem solving.

TECHNICAL SKILLS

Skills: Synthesis, Functional Coverage, Synopsys, Tcl, Cadence, CDC, Static Timing Analysis, UVM, SystemVerilog, Python, RTL Design, Verilog

Methods: Functional verification, RTL quality, Design constraints

PROFESSIONAL EXPERIENCE

Engineering Intern - VLSI Design | WillowGrid Labs | Jan 2026 - Jun 2026

- Raised verification functional coverage to 98% after closing priority corner cases
- Wrote repeatable test notes, reviewed results with a mentor and documented prioritized fixes.
- Demonstrated prototype trade-offs using rtl quality.

PROJECTS

Low-Power Register File | UVM, RTL Design, Python, Verilog

- Evaluated clock-gating opportunities and synthesis tradeoffs.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

RISC-V Execution Block | Tcl, Functional Coverage, CDC, Synthesis

- Designed RTL control logic, timing constraints and constrained-random tests.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

EDUCATION

B.Tech in Electronics and Communication Engineering, Northbridge College of Technology, 2026
Relevant Methods: Functional verification, RTL quality, Design constraints

CERTIFICATIONS

RTL Design and Verification (2026)