Ishita Banerjee

VLSI Design Engineer

RESUME_1157

Location: Nagpur, Maharashtra, India | Email: ishita.banerjee.resume_1157@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 14 years

PROFESSIONAL SUMMARY

VLSI Design Engineer with 14 years of experience in vlsi design, using Verilog, SystemVerilog, RTL Design, UVM. Experienced in functional verification, rtl quality and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: Python, Tcl, SystemVerilog, Verilog, Synthesis, RTL Design, UVM, Lint, Cadence, Static Timing Analysis, CDC, Synopsys

Methods: Functional verification, RTL quality, Design constraints

PROFESSIONAL EXPERIENCE

Lead VLSI Design Engineer | Urbanaut Engineering | Jan 2021 - Present

- Raised verification functional coverage to 93% after closing priority corner cases
- Improved critical-path timing margin by 16% through pipeline balancing
- Resolved 737 priority lint and CDC findings before implementation sign-off
- Coordinated engineering design reviews, acceptance criteria and test evidence with cross-functional stakeholders.

VLSI Design Engineer | JuniperWorks Systems | Jan 2017 - Dec 2020

- Resolved 170 priority lint and CDC findings before implementation sign-off
- Reduced synthesis area by 31% using RTL refactoring and sharing

Associate VLSI Design Engineer | OrionPath Technologies | Jul 2012 - Dec 2016

- Raised verification functional coverage to 96% after closing priority corner cases
- Improved critical-path timing margin by 13% through pipeline balancing

PROJECTS

AXI Bus Verification IP | Synopsys, Cadence, CDC, Static Timing Analysis

- Implemented UVM sequences, scoreboards and protocol assertions.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

RISC-V Execution Block | UVM, Synthesis, Python, Tcl

- Designed RTL control logic, timing constraints and constrained-random tests.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

EDUCATION

B.Tech in Electronics and Communication Engineering, Silverlake School of Engineering, 2012
Relevant Methods: Functional verification, RTL quality, Design constraints

CERTIFICATIONS

Static Timing Analysis (2021)