Tanisha Gill

FPGA Design Engineer

RESUME_1158

Location: New Delhi, Delhi, India | Email: tanisha.gill.resume_1158@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 8 years

PROFESSIONAL SUMMARY

FPGA Design Engineer with 8 years of experience in fpga, using VHDL, Verilog, Xilinx Vivado, Intel Quartus. Experienced in rtl simulation, fixed-point arithmetic and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: Tcl, SPI, Xilinx Vivado, AXI4, DSP, FPGA, Verilog, ILA, UART, VHDL, Intel Quartus, Timing Closure

Methods: RTL simulation, Fixed-point arithmetic, Board bring-up

PROFESSIONAL EXPERIENCE

Senior FPGA Design Engineer | GlideArc Solutions | Jan 2023 - Present

- Verified 664 protocol corner cases with repeatable simulation suites
- Lowered end-to-end data-path latency by 35% using pipelined logic
- Reduced FPGA resource utilization by 14% through arithmetic sharing
- Coordinated engineering design reviews, acceptance criteria and test evidence with cross-functional stakeholders.

FPGA Design Engineer | DeltaPoint Innovations | Jan 2021 - Dec 2022

- Reduced FPGA resource utilization by 38% through arithmetic sharing
- Improved maximum operating frequency by 26% after timing-path optimization

Associate FPGA Design Engineer | Meridian Vector Labs | Jul 2018 - Dec 2020

- Verified 553 protocol corner cases with repeatable simulation suites
- Lowered end-to-end data-path latency by 28% using pipelined logic

PROJECTS

High-Speed Data Logger | Timing Closure, AXI4, DSP, Xilinx Vivado

- Created DMA and buffering logic with ILA debugging hooks.
- Documented acceptance criteria and evaluated the design using fixed-point arithmetic and board bring-up.

Protocol Adapter Core | UART, Tcl, DSP, ILA

- Developed reusable SPI and UART modules with loopback tests.
- Documented acceptance criteria and evaluated the design using fixed-point arithmetic and board bring-up.

EDUCATION

B.Tech in Electronics and Communication Engineering, Horizon Institute of Engineering, 2018
Relevant Methods: RTL simulation, Fixed-point arithmetic, Board bring-up

CERTIFICATIONS

FPGA Architecture Workshop (2025)