Jai Pillai

VLSI Design Engineer

RESUME_1721

Location: Bengaluru, Karnataka, India | Email: jai.pillai.resume_1721@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 1 year

PROFESSIONAL SUMMARY

VLSI Design Engineer with 1 year of experience in vlsi design, using Verilog, SystemVerilog, RTL Design, UVM. Experienced in functional verification, rtl quality and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: SystemVerilog, Cadence, Synopsys, Tcl, Static Timing Analysis, Lint, Python, UVM, Functional Coverage, ASIC, Verilog, RTL Design

Methods: Functional verification, RTL quality, Design constraints

PROFESSIONAL EXPERIENCE

VLSI Design Engineer | Foresight Industrial | Jul 2025 - Present

- Reduced synthesis area by 31% using RTL refactoring and sharing
- Improved critical-path timing margin by 26% through pipeline balancing
- Resolved 794 priority lint and CDC findings before implementation sign-off

PROJECTS

Low-Power Register File | Static Timing Analysis, ASIC, Lint, Python

- Evaluated clock-gating opportunities and synthesis tradeoffs.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

RISC-V Execution Block | Tcl, SystemVerilog, UVM, Functional Coverage

- Designed RTL control logic, timing constraints and constrained-random tests.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

EDUCATION

B.Tech in Electronics and Communication Engineering, Sahyadri College of Engineering, 2025
Relevant Methods: Functional verification, RTL quality, Design constraints

CERTIFICATIONS

UVM Methodology Training (2026)