Nikhil Naik

VLSI Design Engineer

RESUME_1768

Location: Faridabad, Haryana, India | Email: nikhil.naik.resume_1768@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: Fresher; internship experience

PROFESSIONAL SUMMARY

Entry-level VLSI Design Engineer trained in Verilog, SystemVerilog, RTL Design, UVM. Has hands-on academic and internship experience in functional verification, implementation, test documentation and engineering problem solving.

TECHNICAL SKILLS

Skills: CDC, Tcl, SystemVerilog, Static Timing Analysis, Verilog, RTL Design, Lint, UVM, Synopsys, Functional Coverage, Python, Cadence

Methods: Functional verification, RTL quality, Design constraints

PROFESSIONAL EXPERIENCE

Engineering Intern - VLSI Design | GlideArc Solutions | Jan 2026 - Jun 2026

- Helped improve critical-path timing margin by 27% through pipeline balancing
- Wrote repeatable test notes, reviewed results with a mentor and documented prioritized fixes.
- Demonstrated prototype trade-offs using rtl quality.

PROJECTS

RISC-V Execution Block | RTL Design, Verilog, Static Timing Analysis, Synopsys

- Designed RTL control logic, timing constraints and constrained-random tests.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

AXI Bus Verification IP | CDC, Synopsys, Tcl, Functional Coverage

- Implemented UVM sequences, scoreboards and protocol assertions.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

EDUCATION

B.Tech in Electronics and Communication Engineering, Meridian Technical University, 2026
Relevant Methods: Functional verification, RTL quality, Design constraints

CERTIFICATIONS

UVM Methodology Training (2026)