Sonal Ghosh

VLSI Design Engineer

RESUME_1815

Location: Lucknow, Uttar Pradesh, India | Email: sonal.ghosh.resume_1815@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 8 years

PROFESSIONAL SUMMARY

VLSI Design Engineer with 8 years of experience in vlsi design, using Verilog, SystemVerilog, RTL Design, UVM. Experienced in functional verification, rtl quality and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: Synopsys, Functional Coverage, Cadence, UVM, Tcl, CDC, Static Timing Analysis, Lint, Synthesis, SystemVerilog, RTL Design, Verilog

Methods: Functional verification, RTL quality, Design constraints

PROFESSIONAL EXPERIENCE

Senior VLSI Design Engineer | Meridian Vector Labs | Jan 2023 - Present

- Raised verification functional coverage to 94% after closing priority corner cases
- Resolved 645 priority lint and CDC findings before implementation sign-off
- Improved critical-path timing margin by 24% through pipeline balancing
- Coordinated engineering design reviews, acceptance criteria and test evidence with cross-functional stakeholders.

VLSI Design Engineer | HelioNex Labs | Jan 2021 - Dec 2022

- Improved critical-path timing margin by 27% through pipeline balancing
- Reduced synthesis area by 32% using RTL refactoring and sharing

Associate VLSI Design Engineer | Urbanaut Engineering | Jul 2018 - Dec 2020

- Raised verification functional coverage to 98% after closing priority corner cases
- Resolved 683 priority lint and CDC findings before implementation sign-off

PROJECTS

RISC-V Execution Block | Static Timing Analysis, Synopsys, UVM, Lint

- Designed RTL control logic, timing constraints and constrained-random tests.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

CDC Verification Suite | CDC, Synopsys, Functional Coverage, Verilog

- Developed cross-domain checks and timing waiver documentation.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

EDUCATION

B.Tech in Electronics and Communication Engineering, Blue River College of Technology, 2018
Relevant Methods: Functional verification, RTL quality, Design constraints

CERTIFICATIONS

Static Timing Analysis (2020)