Aniket Trivedi

VLSI Design Engineer

RESUME_1862

Location: Kochi, Kerala, India | Email: aniket.trivedi.resume_1862@example.com | Phone: +91-00000-00000 (placeholder)
Total Experience: 4 years

PROFESSIONAL SUMMARY

VLSI Design Engineer with 4 years of experience in vlsi design, using Verilog, SystemVerilog, RTL Design, UVM. Experienced in functional verification, rtl quality and measurable delivery outcomes.

TECHNICAL SKILLS

Skills: Synthesis, Static Timing Analysis, Verilog, Python, Synopsys, UVM, ASIC, Tcl, Cadence, RTL Design, SystemVerilog, CDC

Methods: Functional verification, RTL quality, Design constraints

PROFESSIONAL EXPERIENCE

VLSI Design Engineer | KoraLink Innovations | Jan 2024 - Present

- Reduced synthesis area by 39% using RTL refactoring and sharing
- Resolved 520 priority lint and CDC findings before implementation sign-off
- Improved critical-path timing margin by 31% through pipeline balancing
- Coordinated engineering design reviews, acceptance criteria and test evidence with cross-functional stakeholders.

Associate VLSI Design Engineer | Asterline Engineering | Jul 2022 - Dec 2023

- Improved critical-path timing margin by 41% through pipeline balancing
- Raised verification functional coverage to 97% after closing priority corner cases

PROJECTS

CDC Verification Suite | CDC, Synthesis, Synopsys, Verilog

- Developed cross-domain checks and timing waiver documentation.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

Low-Power Register File | Tcl, UVM, RTL Design, SystemVerilog

- Evaluated clock-gating opportunities and synthesis tradeoffs.
- Documented acceptance criteria and evaluated the design using rtl quality and design constraints.

EDUCATION

B.Tech in Electronics and Communication Engineering, Bayview Institute of Engineering, 2022

Relevant Methods: Functional verification, RTL quality, Design constraints

CERTIFICATIONS

Static Timing Analysis (2022)