

## MACHINE ARCHITECTURE





### Deep dire into ISA:

Here is what a machine usually look like:



Software

Hard wors

### Interfaces

#### Combination of Interfaces



# Focusing on (4): User ISA

The formal contract between hardware and software


$$A_{\mu} = (\sum_{i} J)$$
 Madrine Architecture  $(A_{\mu})$ 

Machine States (E)

Machine Instructione (ISA, J)

Henory State Processor State

output State



## Harr a program flows through Processor State:

Load program into memory

. Load Instructions in Text Segment

· Set Program Counter to first instruction

Initialization

- o Init global rars
  - Prepare stack for function

cal

Decode Instruction

. CPO determines what

aperations to perform

Fetch Instruction

o CPU Fetch instruction from

Text Segment pointed to by

the program pointer (PC)

Update Process State

- . Optione data/pointers in regreters
- . Update memory (heap, stack)
- · Update flags

Interest Handling
(I/O operations, timers, ...)

Context Switching

where Processor State is sound, and other process is ran

ISA taxonomy

Baced on maximum number of operands explicitly specified in instruction · 0-operand machine "Stack Machine": (JVM) Example: PUSH (5) (push 5 to Stock, when PUSH is called, the PC pointed to the next item to get the value, 5 in this case) PUSH (3) ADD PRIMT · 1-operand machine "Accumulator Machine": (Small micro controllers) LOAD 5 (load 5 in accumulator) Example: ADD 3 (add 3 to accumulator) MUL 2 (multiply accumulator by 2) STORE 100 (store result in memory location 100) · 2- sperand machine: (x 86-64) MOY RO, 5 (More 5 into register KO) Example:  $RO_{1}3$  (Add 3 to  $RO_{1}$ ,  $RO_{2}8$ ) ADD MUL RO, 2 (Multiply RO by 2, RO = 16) STORE RO, 100 (Store result of RO to location 100) madrine: (ARM ~ 8) · 3 - operand MOV RO, 5 (Move 5 into register RO) Example: ADD R1, R0, 3 (Add R0(5) and 3, store in R1) MUL R2, R1, 2 (Multiply R1(8) by 2, store in R2) ETORE R2, 100 (Store result of R2(16) to location 100)

## How ISA taxonomy affects Processor State

It affects significantly how to updates Processor States. For example:

. O-operand machine: Stack used heavily, PC increment each instruction,

no general-purpose registers needed

. 3-operand machine: Multiple registers used, memory access less frequently,

PC increments each iteration, status flags updated

after ADD operation