

Digital Circuit Lab

TA: Po-Chen Wu









Outline

- SRAM
- SDRAM
- FLASH
- EEPROM
- SD Card










SRAM











Features

of addresses

- 16M-bit (2MB) static RAMs organized as 1024K words by 16 bits.
- High-speed access times:
 - speed = 20ns for VDD 1.65V to 2.2V
 - speed = 10ns for VDD 2.4V to 3.6V
 - speed = 8ns for VDD 3.3V + 5%

Maximum performance frequency: 125MHz










Schematic Diagram





SRAM Pin Assignments


Signal Name	FPGA Pin No.	Description
SRAM_ADDR[0]~	PIN_AB7~	SRAM Address[0]~
SRAM_DQ[0]~	PIN_AH3~	SRAM Data[0]~
SRAM_OE	PIN_AD5	SRAM Output Enable
SRAM_WE	PIN_AE8	SRAM Write Enable
SRAM_CE	PIN_AF8	SRAM Chip Enable
SRAM_LB	PIN_AD4	SRAM Lower Byte Control
SRAM_UB	PIN_AC4	SRAM Upper Byte Control







SRAM Block Diagram












SRAM Pin Configuration

48-pin TSOP-1 (12mm x 20mm)











Truth Table

Mode					I/O PIN			
	WE	CE	OE	LB	UB	1/00-1/07	I/O8-I/O15	VDD Current
Not Selected	Х	Н	Х	Χ	Х	High-Z	High-Z	ISB1, ISB2
Output Disabled	H X	L L	H X	X H	X H	High-Z High-Z	High-Z High-Z	lcc
Read	H H H	L L	L L	L H L	H L L	Douт High-Z Douт	High-Z Douт Douт	lcc
Write	L L	L L	X X	L H	H L	Dı∧ High-Z	High-Z	lcc
	L	L	Х	L	L	DIN	DIN	










Read Cycle

Min. read cycle time t_{RC} = 8ns












Write Cycle


Min. write cycle time t_{WC} = 8ns







CE_WR1.eps





Reference

- 1. "DE2-115 User Manual" by Terasic.
- 2. "DE2-115_MB.pdf" by Terasic.
- 3. "61WV102416ALL(ISSI_1M x 16_SRAM).pdf" by ISSI.



