

### Introduction

- Basic logic gate functions will be combined in combinational logic circuits.
- Simplification of logic circuits will be done using Boolean algebra and a mapping technique.
- Troubleshooting of combinational circuits will be introduced.



#### Sum-of-Products & Product-of-sums Forms

 A Sum-of-products (SOP) expression will appear as two or more AND terms ORed together.

$$ABC + \overline{A}B\overline{C}$$


$$AB + \overline{A}B\overline{C} + \overline{C}\overline{D} + D$$

 A Product-of-sums(POS) expression is sometimes used in logic design.

$$(A+B+C)(\overline{A}+B+\overline{C})$$



 The circuits below both provide the same output, but the lower one is clearly less complex.




 We will study simplifying logic circuits using Boolean algebra and Karnaugh mapping




# Algebraic Simplification

- Place the expression in SOP form by applying DeMorgan's theorems and multiplying terms.
- Check the SOP form for common factors and perform factoring where possible.
- Note that this process may involve some trial and error to obtain the simplest result.








- Interpret the problem and set up its truth table.
- Write the AND (product) term for each case where the output equals 1.
- Combine the terms in SOP form.
- Simplify the output expression if possible.
- Implement the circuit for the final, simplified expression.






# Karnaugh Map Method

- A graphical method of simplifying logic equations or truth tables. Also called a K map.
- Theoretically can be used for any number of input variables, but practically limited to 5 or 6 variables.



### Karnaugh Map Method

- Looping adjacent groups of 2, 4, or 8 1s will result in further simplification.
- When the largest possible groups have been looped, only the common terms are placed in the final expression.
- Looping may also be wrapped between top, bottom, and sides.





# Karnaugh Map Method


- The truth table values are placed in the K map.
- Adjacent K map square differ in only one variable both horizontally and vertically.
- The pattern from top to bottom and left to right must be in the form  $\overline{AB}, \overline{AB}, AB, A\overline{B}$
- A SOP expression can be obtained by ORing all squares that contain a 1.





Karnaugh Map for 2, 3 variables Looping adjacent groups of 2, 4, or 8 1s will result in further simplification.  $x = \overline{A}\overline{B} + AB$ ĀB  $1 \rightarrow \overline{A}\overline{B}C$  $1 \rightarrow \overline{A}B\overline{C}$  $X = \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}C$  $+ \overline{A}\overline{B}\overline{C} + A\overline{B}\overline{C}$  $\overline{\mathsf{A}}\mathsf{B}$ AB 1 1 0 1 → ABC AB













































#### SOP-POS Conversion


• Canonical Sum  $\Sigma_{A,B,C}(0,2,3,5,7)$ 


$$\overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$


• Canonical Product  $\prod_{A,B,C} (1,4,6)$ 


$$(A+B+\overline{C})(\overline{A}+B+C)(\overline{A}+\overline{B}+C)$$





















# Example

- Let's design a logic circuit that controls an elevator door in a three-story building.
  - The circuit has four inputs.
  - M is a logic signal that indicates when the elevator is moving (M= 1) or stopped (M = 0).
  - F1,F2, and F3 are floor indicator signals that are normally LOW, and they go HIGH only when the elevator is positioned at the level of that particular floor.
  - For example, when the elevator is lined up level with the second floor, F2 = 1 and F1 = F3 = 0. The circuit output is the OPEN signal, which is normally LOW and will go HIGH when the elevator door is to be opened.





#### K Map Method Summary


- Compared to the algebraic method, the K-map process is a more orderly process requiring fewer steps and always producing a minimum expression.
- The minimum expression in generally is NOT unique.
- For the circuits with large numbers of inputs (larger than four), other more complex techniques are used.





# Summary


- SOP and POS –useful forms of Boolean equations
- Design of a comb. Logic circuit
  - (1) construct its truth table, (2) convert it to a SOP, (3) simplify using Boolean algebra or K mapping, (4) implement
- K map: a graphical method for representing a circuit's truth table and generating a simplified expression
- "Don't cares" entries in K map can take on values of 1 or 0. Therefore can be exploited to help simplification







































### Basic Characteristics of Digital ICs

 The TTL family consists of subfamilies as listed in the table.

TTL Series	Prefix	Example IC
Standard TTL	74	7404 (hex INVERTER)
Schottky TTL	74S	74S04 (hex INVERTER)
Low-power Schottky TTL	74LS	74LS04 (hex INVERTER)
Advanced Schottky TTL	74AS	74AS04 (hex INVERTER)
Advanced low-power Schottky TTL	74ALS	74ALS04 (hex INVERTER)



#### Basic Characteristics of Digital ICs The CMOS family consists of several series. some of which are shown in the table. **CMOS Series** Prefix Example IC Metal-gate CMOS 40 4001 (quad NOR gates) 74C Metal-gate, pin-compatible with TTL 74C02 (quad NOR gates) Silicon-gate, pin-compatible with TTL, 74HC 74HC02 (quad NOR gates) high-speed Silicon-gate, high-speed, pin-compatible and 74HCT 74HCT02 (quad NOR gates) electrically compatible with TTL Advanced-performance CMOS, not pin-74AC 74AC02 (quad NOR) compatible or electrically compatible with Advanced-performance CMOS, not pin-74ACT02 (quad NOR) 74ACT compatible with TTL, but electrically compatible with TTL

#### Basic Characteristics of Digital ICs

- Inputs that are not connected are said to be floating. The consequences of floating inputs differ for TTL and CMOS.
  - Floating TTL input acts like a logic 1. The voltage measurement may appear in the indeterminate range, but the device will behave as if there is a 1 on the floating input.
  - Floating CMOS inputs can cause overheating and damage to the device. Some ICs have protection circuits built in, but the best practice is to tie all unused inputs either high or low.



#### Troubleshooting Digital Systems

- 3 basic steps
  - Fault detection, determine operation to expected operation.
  - Fault isolation, test and measure to isolate the fault.
  - Fault correction, repair the fault.
- Good troubleshooting skills come through experience in actual hands-on troubleshooting.
- The basic troubleshooting tools used here will be: the logic probe, oscilloscope, and logic pulser.
- The most important tool is the technician's brain.




57

# Internal Digital IC Faults

- Most common internal failures:
  - Malfunction in the internal circuitry.
  - Inputs or outputs shorted to ground or V<sub>CC</sub>
  - Inputs or outputs open-circuited
  - Short between two pins (other than ground or V<sub>CC</sub>)





# Internal Digital IC Faults

- · Malfunction in internal circuitry
  - Outputs do not respond properly to inputs. Outputs are unpredictable.
- Input internally shorted to ground or supply
  - The input will be stuck in LOW or HIGH state.
- Output internally shorted to ground or supply
  - Output will be stuck in LOW or HIGH state.
- Open-circuited input or output
  - Floating input in a TTL device will result in a HIGH output.
     Floating input in a CMOS device will result in erratic or possibly destructive output.
  - An open output will result in a floating indication.
- Short between two pins
  - The signal at those pins will always be identical.



# External Faults

- Open signal lines signal is prevented from moving between points. Some causes:
  - Broken wire
  - Poor connections (solder or wire-wrap)
  - Cut or crack on PC board trace
  - Bent or broken IC pins.
  - Faulty IC socket
- Detect visually and verify with an ohmmeter.



#### **External Faults**

- Faulty power supply ICs will not operate or will operate erratically.
  - May lose regulation due to an internal fault or because circuits are drawing too much current.
  - Always verify that power supplies are providing the specified range of voltages and are properly grounded.
  - Use an oscilloscope to verify that AC signals are not present.



#### External Faults

- Shorted signal lines the same signal will appear on two or more pins. V<sub>CC</sub> or ground may also be shorted. Some causes:
  - Sloppy wiring
  - Solder bridges
  - Incomplete etching
- · Detect visually and verify with an ohmmeter.



#### External Faults

- Output loading caused by connecting too many inputs to the output of an IC.
  - Causes output voltage to fall into the indeterminate range.
  - This is called *loading* the output.
  - Usually a result of poor design or bad connection.

