

# Introduction


- So far we have seen Combinational Logic
  - The output(s) depends only on the current values of the input variables
- · Here we will look at Sequential Logic circuits
  - The output(s) can depend on present and also past values of the input and the output variables
- Sequential circuits exist in one of a defined number of states at any one time
  - They move "sequentially" through a defined sequence of transitions from one state to the next
  - The output variables are used to describe the state of a sequential circuit either directly or by deriving state variables from them





# Synchronous and Asynchronous Sequential Logic


- Synchronous
  - The timing of all state transitions is controlled by a common clock
  - Changes in all variables occur simultaneously
- Asynchronous
  - State transitions occur independently of any clock and normally dependent on the timing of transitions in the input variables
  - Changes in more than one output do not necessarily occur simultaneously
- Clock
  - A clock signal is a square wave of fixed frequency
  - Often, transitions will occur on one of the edges of clock pulses
    - · i.e. the rising edge or the falling edge

































# NOR Gate Latch The NOR latch is similar to the NAND latch except that the Q and Q' outputs are reversed. The SET and RESET inputs are active high, that is, the output will change when the input is pulsed high.


 In order to ensure that a FF begins operation at a known level, a pulse may be applied to the SET or RESET inputs when a device is powered up.












#### dce

#### Clock Signals and Clocked Flip-Flops

- Asynchronous system outputs can change state at any time the input(s) change.
- Synchronous system output can change state only at a specific time in the clock cycle.
  - The clock signal is a rectangular pulse train or square wave.
  - Positive going transition (PGT) when clock pulse goes from 0 to 1.
  - Negative going transition (NGT) when clock pulse goes from 1 to 0.
  - Transitions are also called edges.








# Clock Signals and Clocked Flip-Flops


- Clocked FFs change state on one or the other clock transitions. Some common characteristics:
  - Clock inputs are labeled CLK, CK, or CP.
  - A small triangle at the CLK input indicates that the input is activated with a PGT.
  - A bubble and a triangle indicates that the CLK input is activated with a NGT.
  - Control inputs have an effect on the output only at the active clock transition (NGT or PGT). These are also called synchronous control inputs.
  - The control inputs get the FF outputs ready to change, but the change is not triggered until the CLK edge.


















# Clocked J-K Flip-Flop


- Operates like the S-R FF. J is set, K is clear.
- · When J and K are both high the output is toggled from whatever state it is in to the opposite state.
- May be positive going or negative going clock trigger.
- · Has the ability to do everything the S-C FF does, plus operate in toggle mode.





















































# Flip-Flop Timing Considerations

- Important timing parameters:
  - Setup and hold times
  - Propagation delay: the time for a signal at the input to be shown at the output.
  - Maximum clocking frequency: highest clock frequency that will give a reliable output.
  - Clock pulse high and low times: minimum time that the clock must be high before going low, and low before going high.
  - Asynchronous active pulse width: the minimum time PRESET or CLEAR must be held for the FF to set or clear reliably.
  - Clock transition times: maximum time for the clock transitions, generally less than 50 ns for TTL, or 200 ns for CMOS devices.









# Potential Timing Problems in FF Circuits When the output of one FF is connected to the input of another FF and both devices are triggered by the same clock, there is a potential timing problem. Propagation delay may cause unpredictable outputs. The low hold time parameter of most FFs mean this won't normally be a problem.


# Flip-Flop Synchronization


- Most systems are primarily synchronous in operation, in that changes depend on the clock.
- Asynchronous and synchronous operations are often combined.
- The random nature of asynchronous inputs can result in unpredictable results.




































# Microcomputer Application

- Microprocessor units (MPUs) which will be studied later, perform many functions that involve the use of registers for data transfer and storage.
- MPUs may send data to external registers for many purposes, including:
  - Solenoid or relay control
  - Motor starting
  - Device positioning
  - Motor speed controls








### Schmitt-Trigger Devices


- · Not a FF but shows a memory characteristic
- Accepts slow changing signals and produces a signal that transitions quickly.
- A Schmitt trigger device will not respond to an input until it exceeds the positive or negative going threshold.
- There is a separation between the two threshold levels. This means that the device will "remember" the last threshold exceeded until the input goes to the opposite threshold.






































```
Verilog codes for T & J-K Flip-Flops
//T flip-flop from D flip-flop and
                                  //JK flip-flop from D flip-flop and
gates
module TFF (Q,T,CLK,RST);
                                  module JKFF (Q,J,K,CLK,RST);
  output Q;
                                    output Q;
  input T,CLK,RST;
                                    input J,K,CLK,RST;
  wire DT:
                                    wire JK:
 assign DT = Q ^ T;
                                    assign JK = (J \& \sim Q) | (\sim K \& Q);
//Instantiate the D flip-flop
                                  //Instantiate D flipflop
  DFF TF1 (Q,DT,CLK,RST);
                                    DFF JK1 (Q,JK,CLK,RST);
endmodule
                                  endmodule
Characteristic equations of the flip-flops:
      Q(t+1) = Q \oplus T
                                    for a T flip - flop
                                    for a JK flip - flop
      Q(t+1) = JQ' + K'Q
```

```
D-Flip-Flop

//Positive Edge triggered DFF with Reset
module DFF(CLK,RST,D,Q);
  input CLK,RST,D;
  output Q;
  reg Q;

always@(posedge CLK or posedge RST)
  if (RST) Q<=0;
  else Q<=D;
endmodule</pre>
```

```
dce
J-K Flip-Flop
       // Functional description of JK // flip-flop
       module JK_FF (J,K,CLK,Q,Qnot);
        output Q,Qnot;

    Here the flip-flop is described

        input J,K,CLK;
                                              using the characteristic table rather than the characteristic
        reg Q;
                                               equation.
        assign Qnot = \sim Q;
        always @(posedge CLK)

    The case multiway branch

                                               condition checks the 2-bit
              case({J,K})
                                               number obtained by
               2'b00: Q = Q;
                                               concatenating the bits of J and
               2'b01: Q = 1'b0;
               2'b10: Q = 1'b1;
                                              • The case value ({J,K}) is evaluated and compared with
               2'b11: Q = ~Q;
                                               the values in the list of
              endcase
                                               statements that follow.
       endmodule
```

