

dce 2018



Digital Systems

FLIP-FLOPs

BK TP.HCM

BK TP.HCM


dce 2018

Introduction

- So far we have seen Combinational Logic
 - The output(s) depends only on the current values of the input variables
- Here we will look at Sequential Logic circuits
 - The output(s) can depend on present and also past values of the input and the output variables
- Sequential circuits exist in one of a defined number of states at any one time
 - They move "sequentially" through a defined sequence of transitions from one state to the next
 - The output variables are used to describe the state of a sequential circuit either directly or by deriving state variables from them

BK TP.HCM

2



dce 2018


Synchronous and Asynchronous Sequential Logic

- Synchronous
 - The timing of all state transitions is controlled by a common clock
 - Changes in all variables occur simultaneously
- Asynchronous
 - State transitions occur independently of any clock and normally dependent on the timing of transitions in the input variables
 - Changes in more than one output do not necessarily occur simultaneously
- Clock
 - A clock signal is a square wave of fixed frequency
 - Often, transitions will occur on one of the edges of clock pulses
 - i.e. the rising edge or the falling edge

BK TP.HCM

4

dce 2018 General flip-flop symbol and definition of its two possible output states



(a) Normal output Q and Inverted output \bar{Q}

(b) Output states

- $Q = 1, \bar{Q} = 0$: called HIGH or 1 state; also called SET state
- $Q = 0, \bar{Q} = 1$: called LOW or 0 state; also called CLEAR or RESET state

- We now introduce the concept of memory. The **flip-flop**, abbreviated FF, is a key memory element.
- The outputs of a flip flop are Q and Q'
- Q is understood to be the normal output, Q' is always the opposite.

BK FRANK

dce 2018 NAND Gate Latch


- The NAND gate latch or simply latch is a basic FF.
- The inputs are **set** and **clear (reset)**
- The inputs are active low, that is, the output will change when the input is pulsed low.
- When the latch is set

$$Q = 1 \text{ and } \bar{Q} = 0$$
- When the latch is clear or reset

$$Q = 0 \text{ and } \bar{Q} = 1$$

BK FRANK

dce 2018 A NAND latch is an example of a bistable device



SET

RESET


Q

\bar{Q}

| NAND | | |
|------|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

BK FRANK

dce 2018 Setting the NAND Flip-Flop



SET





RESET





Q

\bar{Q}

| NAND | | |
|------|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

BK FRANK





dce 2018 SR latch useful when temporary setting is used to activate switch

The NAND FF is used to provide a bounce free switch so that the 1 KHz pulse can propagate to the output without distortion.



| Switch position | X_A | X_B |
|-----------------|--------|--------|
| A | Pulses | LOW |
| B | LOW | Pulses |

17

dce 2018 Digital Pulses

- The transition from low to high on a positive pulse is called **rise time (t_r)**.
 - Rise time is measured between the 10% and 90% points on the leading edge of the voltage waveform.
- The transition from high to low on a positive pulse is called **fall time (t_f)**.
 - Fall time is measured between the 90% and 10% points on the trailing edge of the voltage waveform.


18



Clock Signals and Clocked Flip-Flops

- **Asynchronous** system – outputs can change state at any time the input(s) change.
- **Synchronous** system – output can change state only at a specific time in the clock cycle.
 - The clock signal is a rectangular pulse train or square wave.
 - **Positive going transition (PGT)** – when clock pulse goes from 0 to 1.
 - **Negative going transition (NGT)** – when clock pulse goes from 1 to 0.
 - Transitions are also called edges.


Ideal Clock Signals



Clock Signals and Clocked Flip-Flops


- Clocked FFs change state on one or the other clock transitions. Some common characteristics:
 - Clock inputs are labeled CLK, CK, or CP.
 - A **small triangle** at the CLK input indicates that the input is activated with a **PGT**.
 - A **bubble and a triangle** indicates that the CLK input is activated with a **NGT**.
 - Control inputs have an effect on the output only at the active clock transition (NGT or PGT). These are also called synchronous control inputs.
 - The control inputs get the FF outputs ready to change, but the change is not triggered until the CLK edge.

Clocked Flip-Flops



Clock Signals and Clocked Flip-Flops


- Setup time (t_s) is the minimum time interval **before** the active CLK transition that the **control input** must be kept at the proper level.
- Hold time (t_h) is the time **after** the active CLK transition during which the **control input** must be kept at the proper level.



25

Clocked S-R Flip-Flop


- The SET-RESET (or SET-CLEAR) FF will change states at the positive going or negative going clock edge.



26

Clocked SR Flip-Flop


- Clocked S-R flip-flop that triggers only on negative-going transitions.



27

Clocked SR Flip-Flop

- Implementation of edge-detector circuits used in edge-triggered flip-flops: (a) PGT; (b) NGT. The duration of the CLK* pulses is typically 2–5 ns.



28

Clocked J-K Flip-Flop

- Operates like the S-R FF. J is set, K is clear.
- When J and K are both high the output is **toggled** from whatever state it is in to the opposite state.
- May be positive going or negative going clock trigger.
- Has the ability to do everything the S-C FF does, plus operate in toggle mode.




29

Clocked JK Flip-Flop



| J | K | CLK | Q |
|---|---|-----|----------------------------|
| 0 | 0 | ↑ | Q ₀ (no change) |
| 1 | 0 | ↑ | 1 |
| 0 | 1 | ↑ | 0 |
| 1 | 1 | ↑ | Q ₀ (toggles) |

(a)




(b)



30

Edge-triggered J-K flip-flop




CLK* must be high for FF to change states. This condition only occurs at the edge of a CLK transition.




31

Problem: The waveforms below are to be applied to two different FF's. Draw Q for (a) positive edge-triggered (b) negative edge-triggered.




32

Problem 5-13 The waveforms below are to be applied to two different FF's. Draw Q for (a) positive edge-triggered (b) negative edge-triggered.




Clocked D Flip-Flop


- One data input.
- The output changes to the value of the input at either the positive going or negative going clock trigger.



Edge-triggered D flip-flop implementation from a J-K flip-flop



Parallel transfer of binary data using D flip-flops




D Latch (Transparent Latch)

- One data input.
- The **clock** has been replaced by an **enable line**.
- The device is **NOT edge triggered**.
- The output follows the input only when EN is high.


D Latch

- D latch: (a) structure; (b) function table; (c) logic symbol.




D Latch


- Waveforms showing the two modes of operation of the transparent D latch.



Problem: Compare the operation of the **D latch** with the **negative edge-triggered D FF** using the following waveforms.




Problem: Compare the operation of the **D latch** with the **negative edge-triggered D FF** using the following waveforms.



Asynchronous Inputs


- Inputs that depend on the clock are synchronous.
- Most clocked FFs have **asynchronous inputs** that **do not depend on the clock**.
- The labels **PRE** and **CLR** are used for asynchronous inputs.
- Active low asynchronous inputs will have a bar over the labels and inversion bubbles.
- If the asynchronous inputs are not used they will be tied to their inactive state.

Clocked J-K flip-flop with asynchronous inputs



| J | K | Clk | PRE | CLR | Q |
|---|---|-----|-----|-----|-------------------|
| 0 | 0 | ↓ | 1 | 1 | Q (no change) |
| 0 | 1 | ↓ | 1 | 1 | 0 (Synch reset) |
| 1 | 0 | ↓ | 1 | 1 | 1 (Synch set) |
| 1 | 1 | ↓ | 1 | 1 | Q (Synch toggle) |
| x | x | x | 1 | 1 | Q (no change) |
| x | x | x | 1 | 0 | 0 (asynch clear) |
| x | x | x | 0 | 1 | 1 (asynch preset) |
| x | x | x | 0 | 0 | (Invalid) |

Clocked J-K flip-flop with asynchronous inputs



| Point | Operation |
|-------|----------------------------------|
| a | Synchronous toggle on NGT of CLK |
| b | Asynchronous set on PRE = 0 |
| c | Synchronous toggle |
| d | Synchronous toggle |
| e | Asynchronous clear on CLR = 0 |
| f | CLR overrides the NGT of CLK |
| g | Synchronous toggle |

(b)

dce 2018 Problem: Determine the Q output

Timing diagram showing CLK, CLR, and PRE signals. The circuit is a J-K flip-flop with J=1, K=1, and PRE=0. The output Q is shown as a square wave that toggles on the negative-going edges of CLK.

45

dce 2018 Problem: Determine the Q output

J=K=1 so FF will toggle on each CLK negative-going edge, unless either $\overline{\text{PRESET}}$ or $\overline{\text{CLEAR}}$ inputs is LOW.

Timing diagram showing CLK, CLEAR, and PRESET signals. The output Q is shown as a square wave that toggles on the negative-going edges of CLK, except when CLEAR or PRESET is LOW.

46

dce 2018 Flip-Flop Timing Considerations


- Important timing parameters:
 - Setup and hold times
 - Propagation delay: the time for a signal at the input to be shown at the output.
 - Maximum clocking frequency: highest clock frequency that will give a reliable output.
 - Clock pulse high and low times: minimum time that the clock must be high before going low, and low before going high.
 - Asynchronous active pulse width: the minimum time PRESET or CLEAR must be held for the FF to set or clear reliably.
 - Clock transition times: maximum time for the clock transitions, generally less than 50 ns for TTL, or 200 ns for CMOS devices.

47


dce 2018 Flip-Flop Propagation Delays

Timing diagrams showing CLK and Q signals. (a) Delay going from LOW to HIGH (t_{PLH}). (b) Delay going from HIGH to LOW (t_{PHL}).

48




- dce 2018** Potential Timing Problems in FF Circuits
- When the output of one FF is connected to the input of another FF and both devices are triggered by the same clock, there is a potential timing problem.
 - Propagation delay may cause unpredictable outputs.
 - The low hold time parameter of most FFs mean this won't normally be a problem.
- BK TRAINER** 50



- dce 2018** Flip-Flop Synchronization
- Most systems are primarily synchronous in operation, in that changes depend on the clock.
 - Asynchronous and synchronous operations are often combined.
 - The random nature of asynchronous inputs can result in unpredictable results.
- BK TRAINER** 52

dce 2018 Asynchronous Signals may have Undesirable Side Effects




- Asynchronous signal A can produce partial pulses at X



53

dce 2018 Edge-triggered flip-flop can Synchronize Circuit

- The signal A has no effect until negative edge of clock.



54


dce 2018 Data Storage and Transfer

- Asynchronous transfers are controlled by **PRE** and **CLR** inputs.
- Transferring the bits of a register simultaneously is a parallel transfer.
- Transferring the bits of a register a bit at a time is a serial transfer.



55

dce 2018 Asynchronous Data Transfer Operation



- Uses PRE and CLR inputs to load data into FF
- PRE and CLR won't be both low at the same time


$A = 1, EN = 1, PRE = 0$, sets $B = 1$

$A = 0, EN = 1, CLR = 0$, sets $B = 0$



56

Synchronous transfer of contents of register X into register Y




Serial Data Transfer: Shift Registers


- When FFs are arranged as a shift register, **bits will shift with each clock pulse**.
- FFs used as shift registers must have very low hold time parameters to perform predictably. Modern FFs have t_H values well within what is required.
- The direction of data shifts will depend on the circuit requirements and the design.

Serial Data Transfer: Shift Registers

- Parallel transfers** – register contents are transferred simultaneously with a single clock cycle.
- Serial transfers** – register contents are transferred one bit at a time, with a clock pulse for each bit.
- Serial transfers are slower, but the circuitry is simpler. Parallel transfers are faster, but circuitry is more complex.
- Serial and parallel are often combined to exploit the benefits of each.

Four-bit Shift Register







dce 2018

Frequency Division and Counting

- FFs are often used to divide a frequency as illustrated in next slide. Here the output frequency is $1/8^{\text{th}}$ the input (clock) frequency.
- The same circuit is also acting as a binary counter. The outputs will count from 000_2 to 111_2
- The number of states possible in a counter is the modulus or MOD number. Next slide is a MOD-8 (2^3) counter. If another FF is added it would become a MOD-16 (2^4) counter.


62



Microcomputer Application

- Microprocessor units (MPUs) which will be studied later, perform many functions that involve the use of registers for data transfer and storage.
- MPUs may send data to external registers for many purposes, including:
 - Solenoid or relay control
 - Motor starting
 - Device positioning
 - Motor speed controls


Example of Microprocessor Interfacing



Schmitt-Trigger Devices

- **Not a FF but shows a memory characteristic**
- Accepts slow changing signals and produces a signal that transitions quickly.
- A Schmitt trigger device will not respond to an input until it exceeds the positive or negative going threshold.
- There is a separation between the two threshold levels. This means that the device will “remember” the last threshold exceeded until the input goes to the opposite threshold.


Schmitt-Trigger Response (two thresholds)



Standard inverter response to slow noisy input, and

(b) Schmitt-trigger response to slow noisy input.

Often used with noisy signals






dce 2018

One-shot (Monostable Multivibrator)

- Changes from stable state to quasi-stable state for a period of time determined by external components (usually resistors and capacitors).
- Nonretriggerable devices will trigger and return to stable state.
- Retriggerable devices can be triggered while in the quasi-stable state to begin another pulse.
- One shots are called monostable multivibrators because they have only one stable state.
- They are prone to triggering by noise so, tend to be used in simple timing applications.

70







dce 2018 Clock Generator Circuits

- FFs have two stable states, so are considered bistable multivibrators.
- One shots have one stable state and are considered monostable multivibrators.
- Astable or free-running multivibrators switch back and forth between two unstable states. This makes it useful for generating clock signals for synchronous circuits.
- Crystal control may be used if a very stable clock is needed. Crystal control is used in microprocessor based systems and microcomputers where accurate timing intervals are essential.

BK 174001 74



dce 2018

Verilog codes for Latches

(a) Logic diagram

| C | D | Next state of Q |
|---|---|--------------------|
| 0 | X | No change |
| 1 | 0 | Q = 0; Reset state |
| 1 | 1 | Q = 1; Set state |

(b) Function table

```

module D_latch(Q,D,control);
    output Q;
    input D,control;
    reg Q;
    always @(control or D)
        if(control) Q = D; //Same as: if(control=1)
endmodule
    
```

BK
BRUNNEN

77

dce 2018

Verilog codes for D Flip-Flops

```

//D flip-flop
module D_FF (Q,D,CLK);
    output Q;
    input D,CLK;
    reg Q;
    always @(posedge CLK)
        Q = D;
endmodule
    
```

```

//D flip-flop with asynchronous reset.
module DFF (Q,D,CLK,RST);
    output Q;
    input D,CLK,RST;
    reg Q;
    always @(posedge CLK or negedge RST)
        if (~RST) Q = 1'b0; // Same as: if (RST = 0)
        else Q = D;
endmodule
    
```

BK
BRUNNEN

78

dce 2018

Verilog codes for D Flip-Flop with Reset

(a) Circuit diagram

| R | C | D | Q | Q' |
|---|---|---|---|----|
| 0 | X | X | 0 | 1 |
| 1 | ↑ | 0 | 0 | 1 |
| 1 | ↑ | 1 | 1 | 0 |

(b) Function table

(b) Graphic symbol

BK
BRUNNEN

79

dce 2018

T & J-K Flip-Flops

(a) From JK flip-flop

(b) From D flip-flop

(c) Graphic symbol

Fig. 5-13 T Flip-Flop

BK
BRUNNEN

80

Verilog codes for T & J-K Flip-Flops

//T flip-flop from D flip-flop and gates

```
module TFF (Q,T,CLK,RST);
  output Q;
  input T,CLK,RST;
  wire DT;
  assign DT = Q ^ T;
  //Instantiate the D flip-flop
  DFF TF1 (Q,DT,CLK,RST);
endmodule
```

//JK flip-flop from D flip-flop and gates

```
module JKFF (Q,J,K,CLK,RST);
  output Q;
  input J,K,CLK,RST;
  wire JK;
  assign JK = (J & ~Q) | (~K & Q);
  //Instantiate D flipflop
  DFF JK1 (Q,JK,CLK,RST);
endmodule
```

Characteristic equations of the flip-flops:

$$Q(t+1) = Q \oplus T \quad \text{for a T flip - flop}$$

$$Q(t+1) = JQ' + K'Q \quad \text{for a JK flip - flop}$$



81

J-K Flip-Flop

// Functional description of JK // flip-flop

```
module JK_FF (J,K,CLK,Q,Qnot);
  output Q,Qnot;
  input J,K,CLK;
  reg Q;
  assign Qnot = ~ Q;
  always @(posedge CLK)
    case({J,K})
      2'b00: Q = Q;
      2'b01: Q = 1'b0;
      2'b10: Q = 1'b1;
      2'b11: Q = ~ Q;
    endcase
endmodule
```

• Here the flip-flop is described using the characteristic table rather than the characteristic equation.

• The case multiway branch condition checks the 2-bit number obtained by concatenating the bits of J and K.

• The case value ({J,K}) is evaluated and compared with the values in the list of statements that follow.



82

D-Flip-Flop

//Positive Edge triggered DFF with Reset


```
module DFF (CLK,RST,D,Q);
  input CLK,RST,D;
  output Q;
  reg Q;

  always@(posedge CLK or posedge RST)
    if (RST) Q<=0;
    else Q<=D;
endmodule
```



83

The signals A and B are applied to the inputs of an SR flip-flop (or Set-Clear FF), a transparent latch and a D-type flip-flop. Sketch the waveforms at W, X, Y and Z.



84