



What Is ISA?

Instruction set architecture is the structure of a computer that a machine language programmer (or a compiler) must understand to write a correct (timing independent) program for that machine.

For IBM System/360, 1964

- Class ISA types: Stack, Accumulator, and General-purpose register
- ♦ ISA is mature and stable
 - Why do we study it?





General-purpose Registers

- General-purpose registers are preferred by compilers
 - Reduce memory traffic
 - Improve program speed
 - Improve code density
- Usage of general-purpose registers
 - Holding temporal variables in expression evaluation
 - Passing parameters
- Holding variables
- GPR and RISC and CISC
 - RISC ISA is extensively used for desktop, server, and embedded: MIPS, PowerPC, UltraSPARC, ARM, MIPS16,
 - CISC: IBM 360/370, an VAX. Intel 80x86

Variants of GRP Architecture


Number of operands in ALU instructions: two or three


Add R1, R2, R3 Add R1, R2

Maximal number of operands in ALU instructions: zero, one, two, or three

Load R1, A Load R1, A Load R2, B Add R3, R1, B Add R3, R1, R2

- Three popular combinations
 - register-register (load-store): 0 memory, 3 operands
 - register-memory: 1 memory, 2 operands
 - memory-memory: 2 memories, 2 operands; or 3 memories, 3 operands





How Many Registers?

If the number of registers increase:

- Allocate more variables in registers (fast accesses)
- ↑ Reducing code spill
- 1 Reducing memory traffic
- Longer register specifiers (difficult encoding)
- Increasing register access time (physical registers)
- More registers to save in context switch

MIPS64: 32 general-purpose registers

ISA and Performance

CPU time = #inst × CPI × cycle time

- RISC with Register-Register instructions
 - Simple, fix-length instruction encoding
 - Simple code generation
 - Regularity in CPI Higher instruction counts

 - 4 Lower instruction density
- CISC with Register-memory instructions
 - No extra load in accessing data in memory
 - Easy encoding
 - Operands being not equivalent
 - Restricted #registers due to encoding memory address
 - Irregularity in ČPI

10

Memory Addressing

Instructions see registers, constant values, and memory

- Addressing mode decides how to specify an object to access
 - Object can be memory location, register, or a constant
 Memory addressing is complicated
- Memory addressing involves many factors
 - Memory addressing mode
 - Object size
 - byte ordering alignment

For a memory location, its *effective address* is calculated in a certain form of register content, immediate address, and PC, as specified by the addressing mode

Little or Big: Where to Start? Byte ordering: Where is the first Number 0x5678 byte? Little-endian Big-endian Big-endian: IBM, SPARC, Mororola Little-endian: Intel, DEC Supporting both: 00000003 MIPS, PowerPC 00000002 6 00000001 6 00000000 12

11

Alignment

Align n-byte objects on n-byte boundaries (n = 1, 2, 4, 8)

- One align position, n-1 misaligned positions
- Misaligned access is undiserable
 - Expensive logic, slow references
- Aligning in registers may be necessary for bytes and half words

13

MIPS Data Addressing Modes

- Register
 ADD \$16, \$7, \$8
- ♠ Immediate ADDI \$17, \$7, 100
- Displacement LW \$18, 100(\$9)

Only the three are supported for data addressing

14

Storage Used by Compilers

- Register storage
 - Holding temporal variables in expression evaluation
 - Passing parameters
 - Holding variables

Memory storages consists of

- Stack: to hold local variables
- Global data area: to hold statically declared objects
- Heap: to hold dynamic objects

15

17

Memory Addressing Seen in CISC

Direct (absolute) ADD R1, (1001)

Register indirect SUB R2, (R1)

Indexed ADD R1, (R2 + R3)

Scaled SUB R2, 100(R2)[R3]

Autoincrement ADD R1, (R2)+

Autodecrement SUB R2, -(R1)

Memory indirect ADD R1, @(R3)

(see textbook p98)

And more ...

16

Choosing of Memory Addressing Modes


Choosing complex addressing modes

- ↑ Close to addressing in high-level language
- ↑ May reduce instruction counts (thus fast)
- Increase implementation complexity (may increase cycle time)
- ♣ Increase CPI

RISC ISA comes with simple memory addressing, and CISC ISA with complex ones


How Often Are Those Address Modes?


Tex Tex plos 11% e% goo 11% e%





Usage of address modes, VAX machine, SPEC89

18









Dynamic	Instructio	n Mix (MIPS)	
Load Store Add Compare Cond br Cond mv Jump LOGIC FP load FP store FP others	SPEC2K Int 26% 10% 19% 5% 12% 2% 1% 18%	SPEC2K FP 15% 2% 23% 2% 4% 0% 0% 4% 15% 7% 19%	23

