


dce 2021



Advanced System Architecturess

Assoc.Prof. Dr. Tran Ngoc Thinh
HCMC University of Technology

<http://e-learning.hcmut.edu.vn/course/view.php?id=104703>

BK TP.HCM

dce 2021

Administrative Issues

- **Class**
 - Time and venue: Suns, 15:00pm - 17:50pm, [google meet](#)
 - Web page:
 - <http://e-learning.hcmut.edu.vn/course/view.php?id=104703>
- **Textbook:**
 - John Hennessy, David Patterson, **Computer Architecture: A Quantitative Approach**, 5th edition, Morgan Kaufmann Publisher, 2012
 - Stallings, William, **Computer Organization and Architecture**, 7th edition, Prentice Hall International, 2006
 - Kai Hwang, **Advanced System Architectures : Parallelism, Scalability, Programmability**, McGraw-Hill, 1993
 - Kai Hwang & F. A. Briggs, **Computer Architecture and Parallel Processing**, McGraw-Hill, 1989
 - Research papers on Computer Design and Architecture from IEEE and ACM conferences, transactions and journals

BK TP.HCM

Advanced System Architectures

2

dce 2021

Administrative Issues (cont.)

- **Grades**
 - 20% homework + Quizzes
 - 30% assignments + presentations
 - 50% final exam

BK TP.HCM

Advanced System Architectures

3

dce 2021

Administrative Issues (cont.)

- **Personnel**
 - Instructor: Assoc.Prof. Dr. Tran Ngoc Thinh
 - Email: tnthinh@hcmut.edu.vn
 - Phone: 38647256 (5837)
 - Office: A3 building
 - Office hours: Mondays, 13:00-16:00

BK TP.HCM

Advanced System Architectures

4

Course Coverage

- **Introduction**
 - Brief history of computers
 - Basic concepts of computer system architectures.
- **Instruction Set Principle**
 - Classifying Instruction Set Architectures
 - Addressing Modes, Type and Size of Operands
 - Operations in the Instruction Set, Instructions for Control Flow, Instruction Format
 - The Role of Compilers



Course Coverage

- **Pipelining: Basic and Intermediate Concepts**
 - Organization of pipelined units,
 - Pipeline hazards,
 - Reducing branch penalties, branch prediction strategies.
- **Memory Hierarchy Design**
 - Memory hierarchy
 - Cache memories
 - Virtual memories
 - Memory management.



Course Coverage

- **Multiprocessors**
 - Classification of the parallel architectures
 - Performance of the parallel architectures
 - Coherence Caches
- **Superscalar & VLIW**
 - Introduction Superscalar
 - Comparison of superscalar and superpipeline
 - The problem of dependent
 - Implementation of the instruction parallel
 - Introduction of VLIW
- **AI & Security chips**



Course Requirements


- **Computer Organization & Architecture**
 - Comb./Seq. Logic, Processor, Memory, Assembly Language
- **Data Structures / Algorithms**
 - Complexity analysis, efficient implementations
- **Operating Systems**
 - Task scheduling, management of processors, memory, input/output devices



dce 2021

Computer Architecture's Changing Definition

- 1950s to 1960s: Computer Architecture (CA) Course: Computer Arithmetic
- 1970s to mid 1980s: CA Course: Instruction Set Design
- 1990s: CA Course: Design of CPU, memory system, I/O system, Multiprocessors, Networks
- 2000s: Multi-core design, on-chip networking, parallel programming paradigms, power reduction
- 2010s: CA Course: low power/mobile processing Self adapting systems?
- 2021s: AI chips, DNA Systems/Quantum Computing?



Advanced System Architectures

9

dce 2021

Computer Architecture

- Role of a computer architect:


To design and engineer the various levels of a computer system to maximize **performance** and **programmability** within limits of **technology** and **cost**

Advanced System Architectures

10

dce 2021

Levels of Abstraction



- S/W and H/W consists of hierarchical layers of abstraction, each hides details of lower layers from the above layer
- The instruction set arch. abstracts the H/W and S/W interface and allows many implementation of varying cost and performance to run the same S/W

Advanced System Architectures

11

dce 2021

The Task of Computer Designer


- determine what attributes are important for a new machine
- design a machine to **maximize cost performance**
- What are these Task?
 - instruction set design
 - function organization
 - logic design
 - implementation
 - IC design, packaging, power, cooling....
 - ...

Advanced System Architectures

12


History

- **Big Iron” Computers:**
 - Used vacuum tubes, electric relays and bulk magnetic storage devices. No microprocessors. No memory.
- Example: ENIAC (1945), IBM Mark 1 (1944)





History


- **Von Neumann:**
 - Invented EDSAC (1949).
 - First Stored Program Computer. Uses Memory.
- Importance: We are still using The same basic design.




The Processor Chip



Intel 4004 Die Photo



- Introduced in 1970
 - **First microprocessor**
- 2,250 transistors
- 12 mm²
- 108 KHz



Intel x86 Evolution: Milestones


<i>Name</i>	<i>Date</i>	<i>Transistors</i>	<i>MHz</i>
• 8086	1978	29K	5-10
– First 16-bit Intel processor. Basis for IBM PC & DOS			
– 1MB address space			
• 386	1985	275K	16-33
– First 32 bit Intel processor, referred to as IA32			
– Added “flat addressing”, capable of running Unix			
• Pentium 4E	2004	125M	2800-3800
– First 64-bit Intel x86 processor, referred to as x86-64			
• Core 2	2006	291M	1060-3333
– First multi-core Intel processor			
• Core i7	2008	731M	1600-4400
– Four cores (our shark machines)			

Intel 8086 Die Scan




- 29,000 transistors
- 33 mm²
- 5 MHz
- Introduced in 1979
 - Basic architecture of the IA32 PC

Intel 80486 Die Scan



- 1,200,000 transistors
- 81 mm²
- 25 MHz
- Introduced in 1989
 - 1st pipelined implementation of IA32


Pentium Die Photo



- 3,100,000 transistors
- 296 mm²
- 60 MHz
- Introduced in 1993
 - 1st **superscalar** implementation of IA32

dce
2021

Pentium III



- 9,500,000 transistors
- 125 mm²
- 450 MHz
- Introduced in 1999

BK

BRUNNEN

Advanced System Architectures

21

dce
2021

Intel x86 Processors, cont.

- Past Generations

	Year	Process technology
– 1 st Pentium Pro	1995	600 nm
– 1 st Pentium III	1999	250 nm
– 1 st Pentium 4	2000	180 nm
– 1 st Core 2 Duo	2006	65 nm
- Recent Generations

	Year	Process technology
1. Nehalem	2008	45 nm
2. Sandy Bridge	2011	32 nm
3. Ivy Bridge	2012	22 nm
4. Haswell	2013	22 nm
5. Broadwell	2014	14 nm
6. Skylake	2015	14 nm
7. Kaby Lake	2016	14 nm
8. Coffee Lake	2017	14nm
10. Ice+comet Lake	2021	10+14nm
11. Tiger lake	2021	10 nm
12. Alder Lake	2021	10 nm

Process technology dimension
= width of narrowest wires
(10 nm ≈ 100 atoms wide)

BK


BRUNNEN

Advanced System Architectures

24

dce
2021

Moore's Law



Moore's Law – The number of transistors on integrated circuit chips (1971-2018)

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important as other aspects of technological progress – such as processing speed or the price of electronic products – are linked to Moore's law.

- “Cramming More Components onto Integrated Circuits”
 - Gordon Moore, Electronics, 1965
- # on transistors on cost-effective integrated circuit double every 18 months

BK

BRUNNEN


Advanced System Architectures

24

dce
2021

Performance Trend

- In general, tradeoffs should improve performance
- The natural idea here... HW cheaper, easier to manufacture → can make our processor do more things...





BK

BRUNNEN

Advanced System Architectures

24



dce 2021

Technology constantly on the move!

- Num of transistors not limiting factor
 - Currently ~ 54 billion transistors/chip
 - Problems:
 - Too much Power, Heat, Latency
 - Not enough Parallelism
- 3-dimensional chip technology?
 - Sandwiches of silicon
 - "Through-Vias" for communication
- On-chip optical connections?
 - Power savings for large packets
- The Intel® Core™ i7 microprocessor ("Nehalem")
 - 4 cores/chip
 - 45 nm, Hafnium hi-k dielectric
 - 731M Transistors
 - Shared L3 Cache - 8MB
 - L2 Cache - 1MB (256K x 4)

Advanced System Architectures

27

dce 2021



2021: Tiger Lake

Intel 11th Gen Core Tiger Lake
UP3 Class: 12-28 W

AnandTech	Cores	L3 MB	Base MHz at 12W	Base MHz at 28W	1C MHz up to 50W	nT MHz at 50W	Xe EUs	Xe MHz	DDR4	LP4x
i7-1185G7	4C / 8T	12	1200	3000	4800	4300	96	1350	3200	4266
i7-1165G7	4C / 8T	12	1200	2800	4700	4100	96	1300	3200	4266
i5-1135G7	4C / 8T	8	900	2400	4200	3800	80	1300	3200	4266
i3-1125G4	4C / 8T	8	?	2000	3700	3300	48	1250	3200	3733
i3-1115G4	2C / 4T	6	1700	3000	4100	4100	48	1250	3200	3733

Advanced System Architectures

28



dce 2021

Crossroads: Conventional Wisdom in Comp. Arch

- Old Conventional Wisdom: Power is free, Transistors expensive
- New Conventional Wisdom: "Power wall" Power expensive, Xtors free (Can put more on chip than can afford to turn on)
- Old CW: Sufficiently increasing Instruction Level Parallelism via compilers, innovation (Out-of-order, speculation, VLIW, ...)
- New CW: "ILP wall" law of diminishing returns on more HW for ILP
- Old CW: Multiplies are slow, Memory access is fast
- New CW: "Memory wall" Memory slow, multiplies fast (200 clock cycles to DRAM memory, 4 clocks for multiply)
- Old CW: Uniprocessor performance 2X / 1.5 yrs
- New CW: Power Wall + ILP Wall + Memory Wall = Brick Wall
 - Uniprocessor performance now 2X / 5(?) yrs

⇒ Sea change in chip design: multiple "cores" (2X processors per chip / ~ 2 years)

- More power efficient to use a large number of simpler processors rather than a small number of complex processors

Advanced System Architectures 31

dce 2021

Sea Change in Chip Design

- Intel 4004 (1971):
 - 4-bit processor,
 - 2312 transistors, 0.4 MHz,
 - 10 μ m PMOS, 11 mm² chip
- RISC II (1983):
 - 32-bit, 5 stage
 - pipeline, 40,760 transistors, 3 MHz,
 - 3 μ m NMOS, 60 mm² chip
- 125 mm² chip, 65 nm CMOS = 2312 RISC II+FPU+Icache+Dcache
 - RISC II shrinks to ~ 0.02 mm² at 65 nm
 - Caches via DRAM or 1 transistor SRAM (www.t-ram.com) ?
 - Proximity Communication via capacitive coupling at > 1 TB/s ? (Ivan Sutherland @ Sun / Berkeley)
- Processor is the new transistor?

Advanced System Architectures 32

dce 2021

ManyCore Chips: The future is here

- Intel 80-core multicore chip (Feb 2007)
 - 80 simple cores
 - Two FP-engines / core
 - Mesh-like network
 - 100 million transistors
 - 65nm feature size
- Intel Single-Chip Cloud Computer (August 2010)
 - 24 "tiles" with two IA cores per tile
 - 24-router mesh network with 256 GB/s bisection
 - 4 integrated DDR3 memory controllers
 - Hardware support for message-passing

Something new is clearly needed here...

Advanced System Architectures

33

dce 2021

The End of the Uniprocessor Era

Single biggest change in the history of computing systems

Advanced System Architectures

34

dce 2021

The End of the Uniprocessor Era

- Multiprocessors imminent in 1970s, '80s, '90s, ...
- "... today's processors ... are nearing an impasse as technologies approach the speed of light.."

David Mitchell, *The Transputer: The Time Is Now* (1989)
- ⇒ Custom multiprocessors strove to lead uniprocessors
- ⇒ Procrastination rewarded: 2X seq. perf. / 1.5 years
- "We are dedicating all of our future product development to multicore designs. ... This is a sea change in computing"

Paul Otellini, President, Intel (2004)
- Difference is all microprocessor companies switch to multicore (AMD, Intel, IBM, Sun; all new Apples 2-4 CPUs)
 - ⇒ Procrastination penalized: 2X sequential perf. / 5 yrs
 - ⇒ Biggest programming challenge: 1 to 2 CPUs

Advanced System Architectures

35



dce 2021

Problems with Sea Change

- Algorithms, Programming Languages, Compilers, Operating Systems, Architectures, Libraries, ... **not ready to supply Thread Level Parallelism or Data Level Parallelism for 1000 CPUs / chip**
 - Need whole new approach
 - People have been working on parallelism for over 50 years without general success
- Architectures not ready for 1000 CPUs / chip**
 - Unlike Instruction Level Parallelism, cannot be solved by just by computer architects and compiler writers alone, but also cannot be solved **without** participation of computer architects
- PARLab: Berkeley researchers from many backgrounds meeting since 2005 to discuss parallelism
 - Krste Asanovic, Ras Bodik, Jim Demmel, Kurt Keutzer, John Kubiatiowicz, Edward Lee, George Nécula, Dave Patterson, Koushik Sen, John Shalf, John Wawrzynek, Kathy Yelick, ...
 - Circuit design, computer architecture, massively parallel computing, computer-aided design, embedded hardware and software, programming languages, compilers, scientific programming, and numerical analysis

Advanced System Architectures

36



dce 2021

Performance (Metric)

- **Time/Latency:** The *wall clock* or *CPU* elapsed time.
- **Throughput:** The number of results per second.

Other measures such as MIPS, MFLOPS, clock frequency (MHz), cache size do not make any sense.

Advanced System Architectures

39


dce 2021

Performance (Measuring Tools)

- **Benchmarks:**
- **Hardware:** Cost, delay, area, power consumption
- **Simulation** (at levels - ISA, RT, Gate, Circuit)
- **Queuing Theory**
- **Fundamental “Laws”/Principles**

Advanced System Architectures

40




dce 2021

Technology Trends: Computer Generations

• Vacuum tube	1946-1957 1 st Gen.
• Transistor -	1958-1964 2 nd Gen.
• Small scale integration	1965-1968
– Up to 100 devices/chip	
• Medium scale integration	1969-1971 3 rd Gen.
– 100-3,000 devices/chip	
• Large scale integration	1972-1977
– 3,000 - 100,000 devices/chip	
• Very large scale integration	1978 on.. 4 th Gen.
– 100,000 - 100,000,000 devices/chip	
• Ultra large scale integration	
– Over 100,000,000 devices/chip	

Advanced System Architectures

42




- dce 2021
- ## Price Verses Cost
- The **relationship** between **cost** and **price** is complex one
 - The **cost** is the total amount spends to produce a product
 - The **price** is the amount for which a finished good is sold.
 - The cost passes through different stages before it becomes price.
 - A small change in cost may have a big impact on price
- Advanced System Architectures
- 44


Price vs. Cost

- **Manufacturing Costs:** Total amount spent to produce a component
 - **Component Cost:** Cost at which the components are available to the designer. - It ranges from **40% to 50%** of the **list price** of the product.
 - **Direct cost (Recurring costs):** Labor, purchasing scrap, warranty – 4% - 16 % of list price
 - **Gross margin – Non-recurring cost:** R&D, marketing, sales, equipment, rental, maintenance, financing cost, pre-tax profits, taxes

Price vs. Cost



Price vs. Cost



- **List Price:**
 - Amount for which the finished good is sold;
 - it includes **Average Discount** of 15% to 35% of the **as volume discounts and/or retailer markup**


Cost-effective IC Design: Price-Performance Design

- **Yield:** Percentage of manufactured components surviving testing
- **Volume:** increases manufacturing hence decreases the list price and improves the purchasing efficiency
- **Feature Size:** the minimum size of a transistor or wire in either x or y direction
 - Reduction in feature size from 10 microns in 1971 and 0.045 in 2008 has resulted in:
 - Quadratic rise in transistor count
 - Linear increase in performance
 - 4-bit to 64-bit microprocessor

dce 2021 **Cost of Integrated Circuits**


Manufacturing Stages:

- Wafer growth and testing
- Wafer chopping it into dies
- Packaging the dies to chips
- Testing a chip.



Advanced System Architectures 49

dce 2021 **Cost of Integrated Circuits**



- Die:** is the square area of the wafer containing the integrated circuit
- See that while fitting dies on the wafer the small wafer area around the periphery goes waist
- Cost of a die:** The cost of a die is determined from cost of a wafer; the number of dies fit on a wafer and the percentage of dies that work, i.e., the yield of the die.

Advanced System Architectures 50

dce 2021 **Cost of Integrated Circuits**

The cost of integrated circuit can be determined as **ratio of the total cost**; i.e., the sum of the costs of die, cost of testing die, cost of packaging and the cost of final testing a chip; **to the final test yield**.

Cost of IC=

$$\frac{\text{die cost} + \text{die testing cost} + \text{packaging cost} + \text{final testing cost}}{\text{final test yield}}$$

- The **cost of die** is the **ratio** of the **cost of the wafer** to the **product of the dies per wafer and die yield**

$$\text{Die cost} = \frac{\text{Cost of wafer}}{\text{dies per wafer} \times \text{die yield}}$$

Advanced System Architectures 51

dce 2021 **Cost of Integrated Circuits**

- The **number of dies per wafer** is determined by the **dividing the wafer area** (minus the waist wafer area near the round periphery) by the **die area**

Dies per wafer =

$$\frac{\pi (\text{wafer diameter}/2)^2}{\text{die area}} - \frac{\pi (\text{wafer diameter})}{\sqrt{2 \times \text{die area}}}$$

Example: For die of 0.7 cm on a side, find the number of dies per wafer of 30 cm diameter

Answer:

$$\begin{aligned} & [\text{Wafer area} / \text{Die Area}] - \text{Wafer Waist area} \\ &= \pi (30/2)^2 / 0.49 - \pi (30) / \sqrt{2 \times 0.49} \\ &= 1347 \text{ dies} \end{aligned}$$

Advanced System Architectures 52

Calculating Die Yield

- **Die yield** is the fraction or percentage of good dies on a wafer number
- **Wafer yield** accounts for completely bad wafers so need not be tested
- Wafer yield corresponds to on defect density by α which depends on number of masking levels good estimate for CMOS is 4.0

$$\text{DieYield} = \text{Wafer Yield} \times \left\{ 1 + \frac{(\text{Defect/Unit Area}) \times \text{Die Area}}{\alpha} \right\}^{-\alpha}$$

Example:

The yield of a die, 0.7cm on a side, with defect density of 0.6/cm²

$$= (1 + [0.6 \times 0.49] / 4.0)^{-4} = 0.75$$



Real World Example

Chip	Metal Layer	Line Width	Wafer Cost	Defect /Cm ²	Area mm ²	Dies/ Wafer	Yield	Die Cost
386DX	2	0.90	\$900	1.0	43	360	71%	\$4
486DX2	3	0.80	\$1200	1.0	81	181	54%	\$12
PowerPC 601	4	0.80	\$1700	1.3	121	115	28%	\$53
HP PA 7100	3	0.80	\$1300	1.0	196	66	27%	\$73
DEC Alpha	3	0.70	\$1500	1.2	234	53	19%	\$149
Super SPARC	3	0.70	\$1700	1.6	256	48	13%	\$272
Pentium	3	0.80	\$1500	1.5	296	40	9%	\$417

From "Estimating IC Manufacturing Costs,"

by Linley Gwennap, *Microprocessor Report*, August 2, 1993, p. 15



Other Cost

$$\text{Die Test Cost} = \frac{\text{Test Cost} * \text{Ave. Test Time}}{\text{Die Yield}}$$

Packaging Cost: depends on pins, heat dissipation, appearance, ...

Chip	Die Cost	pin	Package Type	Cost	Test & Assembly	Total
386DX	\$4	132	QFP	\$1	\$4	\$9
486DX2	\$12	168	PGA	\$11	\$12	\$35
PowerPC 601	\$53	304	QFP	\$3	\$21	\$77
HP PA 7100	\$73	504	PGA	\$35	\$16	\$124
DEC Alpha	\$149	431	PGA	\$30	\$23	\$202
Super SPARC	\$272	293	PGA	\$20	\$34	\$326
Pentium	\$417	273	PGA	\$19	\$37	\$473



Chip Prices (August 1993)

Assume purchase 10,000 units

Chip	Area	Mfg. mm ²	Price cost	Multiplier	Comment
386DX	43	\$9	\$31	3.4	Intense Competition
486DX2	81	\$35	\$245	7.0	No Competition
PowerPC 601	121	\$77	\$280	3.6	
DEC Alpha	234	\$202	\$1231	6.1	Recoup R&D?
Pentium	296	\$473	\$965	2.0	Early in shipments



dce 2021

Workstation Costs: \$1000 to \$3000

- DRAM: 50% to 55%
- Color Monitor: 15% to 20%
- CPU board: 10% to 15%
- Hard disk: 8% to 10%
- CPU cabinet: 3% to 5%
- Video & other I/O: 3% to 7%
- Keyboard, mouse: 1% to 2%

BK 2021 Advanced System Architectures 57

dce 2021

Volume vs. Cost

- Rule of thumb on applying learning curve to manufacturing:
"When volume doubles, costs reduce 10%"
A DEC View of Computer Engineering by C. G. Bell, J. C. Mudge, and J. E. McNamara, Digital Press, Bedford, MA., 1978.

	1990	1992	1994	1997
PC	23,880,898	33,547,589	44,006,000	65,480,000
WS	407,624	584,544	679,320	978,585
Ratio	59	57	65	67

- $2^x = 65 \Rightarrow x = 6.0$
- Since doubling value reduces cost by 10%, costs reduces to $(0.9)^{6.0} = 0.53$ of the original price.
 PC costs are 47% less than workstation costs for whole market.

BK 2021 Advanced System Architectures 58

dce 2021

High Margins on High-End Machines

- R&D considered return on investment (ROI) 10%
 - Every \$1 R&D must generate \$7 to \$13 in sales
- High end machines need more \$ for R&D
- Sell fewer high end machines
 - Fewer to amortize R&D
 - Much higher margins
- Cost of 1 MB Memory (January 1994):

PC	\$40	(Mac Quadra)
WS	\$42	(SS-10)
Mainframe	\$1920	(IBM 3090)
Supercomputer	\$600	(M90 DRAM)
	\$1375	(C90 15 ns SRAM)


BK 2021 Advanced System Architectures 59

dce 2021

Recouping Development Cost on Low Volume Microprocessors?

- Hennessy says MIPS R4000 cost \$30M to develop
- Intel rumored to invest \$100M on 486
- SGI/MIPS sells 300,000 R4000s over product lifetime?
- Intel sells 50,000,000 486s?
- Intel must get \$100M from chips (\$2/chip)
- SGI/MIPS can get \$30M from margin of workstations vs. chips vs. \$100/chip
- Alternative: SGI buys chips vs. develops them

BK 2021 Advanced System Architectures 60



dce 2021 Does Anybody Really Know What Time it is?

UNIX Time Command: 90.7u 12.9s 2:39 65%

- User CPU Time (Time spent in program): 90.7 sec
- System CPU Time (Time spent in OS): 12.9 sec
- Elapsed Time (Response Time = 2 min 39 sec = 159 Sec.)
- $(90.7 + 12.9) / 159 * 100 = 65\%$, % of elapsed time that is CPU time. 45% of the time spent in I/O or running other programs

Advanced System Architectures 62

dce 2021 Time

CPU time

- time the CPU is computing
- not including the time waiting for I/O or running other program

User CPU time

- CPU time spent in the program

System CPU time

- CPU time spent in the operating system performing task requested by the program decrease execution time

CPU time = User CPU time + System CPU time

Advanced System Architectures 63

dce 2021 Performance

System Performance

- elapsed time on unloaded system

CPU performance

- user CPU time on an unloaded system

Advanced System Architectures 64

dce 2021

Two notions of “performance”

Plane	DC to Paris	Speed	Passengers	Throughput
Boeing 747	6.5 hours	610 mph	470	286,700
BAD/Sud Concorde	3 hours	1350 mph	132	178,200

= Speed x Passengers

Which has higher performance?

- ° Time to do the task (Execution Time)
 - execution time, response time, latency
- ° Tasks per day, hour, week, sec, ns. ...
 - throughput, bandwidth

Response time and throughput often are in opposition

Advanced System Architectures

65

dce 2021

Example

- Time of Concorde vs. Boeing 747?
 - Concord is $1350 \text{ mph} / 610 \text{ mph} = 2.2$ times faster
 $= 6.5 \text{ hours} / 3 \text{ hours}$
- Throughput of Concorde vs. Boeing 747 ?
 - Concord is $178,200 \text{ pmph} / 286,700 \text{ pmph} = 0.62$ “times faster”
 - Boeing is $286,700 \text{ pmph} / 178,200 \text{ pmph} = 1.6$ “times faster”

** pmph = person miles per hour (Speed * Passengers)

- Boeing is 1.6 times (“60%”) faster in terms of throughput
- Concord is 2.2 times (“120%”) faster in terms of flying time

We will focus primarily on execution time for a single job

Advanced System Architectures

66

dce 2021

Price-Performance Design: Example

Vehicle	Time Lah to lsb	Passenge rs/ trip	Time to complete job	Execution time /person	Cost / person	Cost-performance
Train	4.0 hours	2400	4.0 hours	6.0 sec	300 Rs.	$300 \times 6 = 1,800$ Rs-sec/person
Plane	45 min.	300	$45 \times 8 \text{ min.} = 6.0 \text{ Hr}$	9.0 sec.	3000 Rs.	$3000 \times 9 = 27,000$ Rs-sec/person

Plane over 5 times faster but takes 50% more time to complete the job; i.e., lesser throughput – thus performance
 train is 50% better than plane

The time per person and cost person of train is less than that of plane
 Thus the cost-performance of plane is 1:15

Advanced System Architectures

67

dce 2021

Computer Performance Measures: Program Execution Time (1/2)

- For a specific program compiled to run on a specific machine (CPU) “A”, the following parameters are provided:
 - The total instruction count of the program.
 - The average number of cycles per instruction (average CPI).
 - Clock cycle of machine “A”

Advanced System Architectures

68

dce 2021

Computer Performance Measures: Program Execution Time (2/2)

- How can one measure the performance of this machine running this program?
 - Intuitively the machine is said to be faster or has better performance running this program if the total execution time is shorter.
 - Thus the inverse of the total measured program execution time is a possible performance measure or metric:

$$\text{Performance}_A = 1 / \text{Execution Time}_A$$

How to compare performance of different machines?
What factors affect performance? How to improve performance?!!!!

Advanced System Architectures 69

dce 2021

Comparing Computer Performance Using Execution Time

- To compare the performance of two machines (or CPUs) "A", "B" running a given specific program:

$$\text{Performance}_A = 1 / \text{Execution Time}_A$$

$$\text{Performance}_B = 1 / \text{Execution Time}_B$$
- Machine A is n times faster than machine B means (or slower? if $n < 1$): **$n > 1$ thì A nhanh hơn B**

$$\text{Speedup} = n = \frac{\text{Performance}_A}{\text{Performance}_B} = \frac{\text{Execution Time}_B}{\text{Execution Time}_A}$$

Advanced System Architectures 70

dce 2021

Example

For a given program:

Execution time on machine A: $\text{Execution}_A = 1$ second
Execution time on machine B: $\text{Execution}_B = 10$ seconds

$$\text{Speedup} = \frac{\text{Performance}_A}{\text{Performance}_B} = \frac{\text{Execution Time}_B}{\text{Execution Time}_A}$$

$$= \frac{10}{1} = 10$$

The performance of machine A is 10 times the performance of machine B when running this program, or: Machine A is said to be 10 times faster than machine B when running this program.

The two CPUs may target different ISAs provided the program is written in a high level language (HLL)

Advanced System Architectures 71

dce 2021

CPU Execution Time: The CPU Equation

- A program is comprised of a number of instructions executed, I
 - Measured in: instructions/program
- The average instruction executed takes a number of cycles per instruction (CPI) to be completed.
 - Measured in: cycles/instruction, CPI
- CPU has a fixed clock cycle time $C = 1/\text{clock rate}$
 - Measured in: seconds/cycle
- CPU execution time is the product of the above three parameters as follows:

$$\text{CPU time} = \frac{\text{Seconds}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Cycle}}$$

$$T = I \times \text{CPI} \times C$$

execution Time
per program in seconds

Number of
instructions executed

Average CPI
for program

CPU Clock Cycle

Advanced System Architectures 72

dce 2021

CPU Execution Time: Example

- A Program is running on a specific machine with the following parameters:
 - Total executed instruction count: 10,000,000 instructions
 - Average CPI for the program: 2.5 cycles/instruction.
 - CPU clock rate: 200 MHz. (clock cycle = 5×10^{-9} seconds)
- What is the execution time for this program:

$$\text{CPU time} = \frac{\text{Seconds}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Cycle}}$$

CPU time = Instruction count x CPI x Clock cycle

$$= 10,000,000 \times 2.5 \times 1 / \text{clock rate}$$

$$= 10,000,000 \times 2.5 \times 5 \times 10^{-9}$$

$$= 0.125 \text{ seconds}$$

BK Advanced System Architectures 73

dce 2021

Factors Affecting CPU Performance

$$\text{CPU time} = \frac{\text{Seconds}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Cycle}}$$

	Instruction Count I	CPI	Clock Cycle C
Program	X	X	
Compiler	X	X	
Instruction Set Architecture (ISA)	X	X	
Organization (CPU Design)		X	X
Technology (VLSI)			X

BK Advanced System Architectures 74

dce 2021

Performance Comparison: Example

- From the previous example: A Program is running on a specific machine with the following parameters:
 - Total executed instruction count, I: 10,000,000 instructions
 - Average CPI for the program: 2.5 cycles/instruction.
 - CPU clock rate: 200 MHz.
- Using the same program with these changes:
 - A new compiler used: New instruction count 9,500,000
New CPI: 3.0
 - Faster CPU implementation: New clock rate = 300 MHz
- What is the speedup with the changes?

$$\text{Speedup} = \frac{\text{Old Execution Time}}{\text{New Execution Time}} = \frac{I_{\text{old}} \times \text{CPI}_{\text{old}} \times \text{Clock cycle}_{\text{old}}}{I_{\text{new}} \times \text{CPI}_{\text{new}} \times \text{Clock Cycle}_{\text{new}}}$$

Speedup = $(10,000,000 \times 2.5 \times 5 \times 10^{-9}) / (9,500,000 \times 3 \times 3.33 \times 10^{-9})$

= $.125 / .095 = 1.32$

or **32 % faster after changes.**

BK Advanced System Architectures 75

dce 2021

Instruction Types & CPI

- Given a program with n types or classes of instructions executed on a given CPU with the following characteristics:
 - C_i = Count of instructions of type _{i}
 - CPI_i = Cycles per instruction for type _{i} $i = 1, 2, \dots, n$

Then:

CPI = CPU Clock Cycles / Instruction Count I

Where:

$$\text{CPU clock cycles} = \sum_{i=1}^n (CPI_i \times C_i)$$

$$\text{Instruction Count } I = \sum C_i$$

BK Advanced System Architectures

dce 2021

Instruction Types & CPI: An Example

- An instruction set has $n=3$ instruction classes:

Instruction class	CPI
A	1
B	2
C	3

For a specific CPU design

- Two code sequences have the following instruction counts:

Code Sequence	A	B	C
1	2	1	2
2	4	1	1

- CPU cycles for sequence 1 = $2 \times 1 + 1 \times 2 + 2 \times 3 = 10$ cycles
CPI for sequence 1 = CPU cycles / instruction count = $10 / 5 = 2$
- CPU cycles for sequence 2 = $4 \times 1 + 1 \times 2 + 1 \times 3 = 9$ cycles
CPI for sequence 2 = $9 / 6 = 1.5$

Advanced System Architectures

77

dce 2021

Instruction Frequency & CPI

- Given a program with n types or classes of instructions with the following characteristics:

C_i = Count of instructions of type _{i}
 CPI_i = Average cycles per instruction of type _{i}
 F_i = Frequency or fraction of instruction type _{i} executed
 = $C_i / \text{total executed instruction count} = C_i / I$

Then:

$$CPI = \sum_{i=1}^n (CPI_i \times F_i)$$

Fraction of total execution time for instructions of type i = $\frac{CPI_i \times F_i}{CPI}$

Advanced System Architectures

78

dce 2021

Instruction Type Frequency & CPI: A RISC Example

Program Profile or Executed Instructions Mix

Op	Freq, F_i	CPI_i	$CPI_i \times F_i$	$\frac{CPI_i \times F_i}{CPI}$	% Time
ALU	50%	1	.5	.5/2.2	23% = .5/2.2
Load	20%	5	1.0	1.0/2.2	45% = 1.0/2.2
Store	10%	3	.3	.3/2.2	14% = .3/2.2
Branch	20%	2	.4	.4/2.2	18% = .4/2.2
			Sum = 2.2		

Base Machine (Reg / Reg)

Typical Mix

$$CPI = \sum_{i=1}^n (CPI_i \times F_i)$$

Advanced System Architectures

79

dce 2021

Performance Terminology

"X is $n\%$ faster than Y" means:

$$\frac{ExTime(Y)}{ExTime(X)} = \frac{Performance(X)}{Performance(Y)} = 1 + \frac{n}{100}$$

$n = \frac{100(Performance(X) - Performance(Y))}{Performance(Y)}$

$n = \frac{100(ExTime(Y) - ExTime(X))}{ExTime(X)}$

Example: Y takes 15 seconds to complete a task, X takes 10 seconds. What % faster is X?

$$n = \frac{100(15 - 10)}{10} = 50\%$$


Advanced System Architectures

80

dce 2021

Speedup

Speedup due to enhancement E:

$$\text{Speedup}(E) = \frac{\text{ExTime w/o E}}{\text{ExTime w/ E}} = \frac{\text{Performance w/ E}}{\text{Performance w/o E}}$$


Suppose that enhancement E accelerates a $\text{fraction}_{\text{enhanced}}$ of the task by a factor $\text{Speedup}_{\text{enhanced}}$, and the remainder of the task is unaffected, then what is

$\text{ExTime}(E) = ?$

$\text{Speedup}(E) = ?$

BK 2021 Advanced System Architectures 81

dce 2021

Amdahl's Law

- States that the performance improvement to be gained from using some faster mode of execution is limited by the fraction of the time faster mode can be used

$$\text{Speedup} = \frac{\text{Performance for entire task using the enhancement}}{\text{Performance for the entire task without using the enhancement}}$$

or $\text{Speedup} = \frac{\text{Execution time without the enhancement}}{\text{Execution time for entire task using the enhancement}}$

$$\text{ExTime}_{\text{new}} = \text{ExTime}_{\text{old}} \times \left[(1 - \text{Fraction}_{\text{enhanced}}) + \frac{\text{Fraction}_{\text{enhanced}}}{\text{Speedup}_{\text{enhanced}}} \right]$$

$$\text{Speedup}_{\text{overall}} = \frac{\text{ExTime}_{\text{old}}}{\text{ExTime}_{\text{new}}} = \frac{1}{(1 - \text{Fraction}_{\text{enhanced}}) + \frac{\text{Fraction}_{\text{enhanced}}}{\text{Speedup}_{\text{enhanced}}}} = \frac{1}{1 - F + F/S}$$

Trừ phần màu xanh, còn 2 phần màu trắng 2 bên không đổi

BK 2021 Advanced System Architectures 82

dce 2021

Example of Amdahl's Law

- Floating point instructions improved to run 2X; but only 10% of actual instructions are FP

$S = 2, F = 10\%$

$\text{ExTime}_{\text{new}} =$

$\text{Speedup}_{\text{overall}} =$

BK 2021 Advanced System Architectures 83

dce 2021

Example of Amdahl's Law

- Floating point instructions improved to run 2X; but only 10% of actual instructions are FP

$$\text{ExTime}_{\text{new}} = \text{ExTime}_{\text{old}} \times (0.9 + .1/2) = 0.95 \times \text{ExTime}_{\text{old}}$$

$$\text{Speedup}_{\text{overall}} = \frac{1}{0.95} = 1.053$$

BK 2021 Advanced System Architectures 84

dce 2021 Performance Enhancement Calculations: Amdahl's Law

- The performance enhancement possible due to a given design improvement is limited by the amount that the improved feature is used Amdahl's Law:
Performance improvement or speedup due to enhancement E:

$$\text{Speedup}(E) = \frac{\text{Execution Time without E}}{\text{Execution Time with E}} = \frac{\text{Performance with E}}{\text{Performance without E}}$$
- Suppose that enhancement E accelerates a fraction F of the execution time by a factor S and the remainder of the time is unaffected then:

$$\text{Execution Time with E} = ((1-F) + F/S) \times \text{Execution Time without E}$$
Hence speedup is given by:

$$\text{Speedup}(E) = \frac{\text{Execution Time without E}}{((1-F) + F/S) \times \text{Execution Time without E}} = \frac{1}{(1-F) + F/S}$$

BK Advanced System Architectures 85

dce 2021 Pictorial Depiction of Amdahl's Law

Enhancement E accelerates fraction F of original execution time by a factor of S

Before:
Execution Time without enhancement E: (Before enhancement is applied)
 • shown normalized to 1 = (1-F) + F = 1

After:
Execution Time with enhancement E:

$$\text{Speedup}(E) = \frac{\text{Execution Time without enhancement E}}{\text{Execution Time with enhancement E}} = \frac{1}{(1-F) + F/S}$$

BK Advanced System Architectures 86

dce 2021 Performance Enhancement Example

- For the RISC machine with the following instruction mix given earlier:

Op	Freq	Cycles	CPI(i)	% Time
ALU	50%	1	.5	23%
Load	20%	5	1.0	45% -> F = 45%
Store	10%	3	.3	14%
Branch	20%	2	.4	18%
- If a CPU design enhancement improves the CPI of load instructions from 5 to 2, what is the resulting performance improvement from this enhancement:

$$\text{Fraction enhanced} = F = 45\% \text{ or } .45$$

$$\text{Unaffected fraction} = 100\% - 45\% = 55\% \text{ or } .55$$

$$\text{Factor of enhancement } S = 5/2 = 2.5$$
Using Amdahl's Law:

$$\text{Speedup}(E) = \frac{1}{(1-F) + F/S} = \frac{1}{.55 + .45/2.5} = 1.37$$

BK Advanced System Architectures 87

dce 2021 An Alternative Solution Using CPU Equation

Op	Freq	Cycles	CPI(i)	% Time
ALU	50%	1	.5	23%
Load	20%	5	1.0	45%
Store	10%	3	.3	14%
Branch	20%	2	.4	18%

- If a CPU design enhancement improves the CPI of load instructions from 5 to 2, what is the resulting performance improvement from this enhancement:

$$\text{Old CPI} = 2.2$$

$$\text{New CPI} = .5 \times 1 + .2 \times 2 + .1 \times 3 + .2 \times 2 = 1.6$$

$$\text{Speedup}(E) = \frac{\text{Original Execution Time}}{\text{New Execution Time}} = \frac{\text{Instruction count} \times \text{old CPI} \times \text{clock cycle}}{\text{Instruction count} \times \text{new CPI} \times \text{clock cycle}}$$

$$= \frac{\text{old CPI}}{\text{new CPI}} = \frac{2.2}{1.6} = 1.37$$

Which is the same speedup obtained from Amdahl's Law in the first solution.

BK Advanced System Architectures 88

dce 2021

Performance Enhancement Example (1/2)

- A program runs in 100 seconds on a machine with multiply operations responsible for 80 seconds of this time. By how much must the speed of multiplication be improved to make the program four times faster? $F = 80/100 = 0.8$

$$\text{Desired speedup} = 4 = \frac{100}{\text{Execution Time with enhancement}}$$

→ Execution time with enhancement = 25 seconds

$$25 \text{ seconds} = (100 - 80 \text{ seconds}) + 80 \text{ seconds} / n$$

$$25 \text{ seconds} = 20 \text{ seconds} + 80 \text{ seconds} / n$$

→ $5 = 80 \text{ seconds} / n$

→ $n = 80/5 = 16$

Hence multiplication should be 16 times faster to get a speedup of 4.

Amdahl's law: $4 = 1/(1 - 0.8 + 0.8/S) \Rightarrow S = 16$

Advanced System Architectures 89

dce 2021

Performance Enhancement Example (2/2)

- For the previous example with a program running in 100 seconds on a machine with multiply operations responsible for 80 seconds of this time. By how much must the speed of multiplication be improved to make the program five times faster?

$$\text{Desired speedup} = 5 = \frac{100}{\text{Execution Time with enhancement}}$$

→ Execution time with enhancement = 20 seconds

$$20 \text{ seconds} = (100 - 80 \text{ seconds}) + 80 \text{ seconds} / n$$

$$20 \text{ seconds} = 20 \text{ seconds} + 80 \text{ seconds} / n$$

→ $0 = 80 \text{ seconds} / n$

No amount of multiplication speed improvement can achieve this.

Advanced System Architectures 90

dce 2021

Extending Amdahl's Law To Multiple Enhancements

- Suppose that enhancement E_i accelerates a fraction F_i of the execution time by a factor S_i and the remainder of the time is unaffected then:

$$\text{Speedup} = \frac{\text{Original Execution Time}}{\left((1 - \sum_i F_i) + \sum_i \frac{F_i}{S_i} \right) \times \text{Original Execution Time}}$$

$$\text{Speedup} = \frac{1}{\left((1 - \sum_i F_i) + \sum_i \frac{F_i}{S_i} \right)}$$

Note: All fractions F_i refer to original execution time before the enhancements are applied.

Advanced System Architectures 91

dce 2021


Amdahl's Law With Multiple Enhancements: Example

- Three CPU performance enhancements are proposed with the following speedups and percentage of the code execution time affected:
 - Speedup₁ = S_1 = 10 Percentage₁ = F_1 = 20%
 - Speedup₂ = S_2 = 15 Percentage₁ = F_2 = 15%
 - Speedup₃ = $S_3 = 30 Percentage₁ = $F_3 = 10%$$
- While all three enhancements are in place in the new design, each enhancement affects a different portion of the code.
- What is the resulting overall speedup?

$$\text{Speedup} = \frac{1}{\left((1 - \sum_i F_i) + \sum_i \frac{F_i}{S_i} \right)}$$

- Speedup = $1 / [(1 - .2 - .15 - .1) + .2/10 + .15/15 + .1/30]$
- = $1 / [.55 + .0333]$
- = $1 / .5833 = 1.71$

Advanced System Architectures 92



dce 2021

Corollary: Make The Common Case Fast

- All instructions require an instruction fetch, only a fraction require a data fetch/store.
 - Optimize instruction access over data access
- Programs exhibit *locality*
 - 90% of time in 10% of code
 - Spatial Locality
 - Temporal Locality
- Access to small memories is faster
 - Provide a *storage hierarchy* such that the most frequent accesses are to the smallest (closest) memories.

Reg's Cache Memory Disk / Tape

Advanced System Architectures 94

dce 2021

Marketing Metrics

MIPS = Instruction Count / (Time * 10⁶) = Clock Rate / (CPI * 10⁶)

- Machines with different instruction sets ?
- Programs with different instruction mixes ?
 - Dynamic frequency of instructions
- Uncorrelated with performance

MFLOP/s = FP Operations / (Time * 10⁶)

- millions of floating-point operations per second
- Machine dependent
- Often not where time is spent

Advanced System Architectures 95

dce 2021

Computer Performance Measures: MIPS Rating (1/3)

- For a specific program running on a specific CPU the MIPS rating is a measure of how many millions of instructions are executed per second:

$$\begin{aligned} \text{MIPS Rating} &= \text{Instruction count} / (\text{Execution Time} \times 10^6) \\ &= \text{Instruction count} / (\text{CPU clocks} \times \text{Cycle time} \times 10^6) \\ &= (\text{Instruction count} \times \text{Clock rate}) / (\text{Instruction count} \times \text{CPI} \times 10^6) \\ &= \text{Clock rate} / (\text{CPI} \times 10^6) \end{aligned}$$
- Major problem with MIPS rating:** As shown above the MIPS rating does not account for the count of instructions executed (I).
 - A higher MIPS rating in many cases may not mean higher performance or better execution time. i.e. due to compiler design variations.

Advanced System Architectures 96

dce 2021 Computer Performance Measures: MIPS Rating (2/3)

- In addition the MIPS rating:
 - Does not account for the instruction set architecture (ISA) used.
 - Thus it cannot be used to compare computers/CPU's with different instruction sets.
 - Easy to abuse: Program used to get the MIPS rating is often omitted.
 - Often the **Peak MIPS rating** is provided for a given CPU which is obtained using a program comprised entirely of instructions with the lowest CPI for the given CPU design which does not represent real programs.

Advanced System Architectures 97

dce 2021 Computer Performance Measures: MIPS Rating (3/3)

- Under what conditions can the MIPS rating be used to compare performance of different CPUs?
- The MIPS rating is only valid to compare the performance of different CPUs provided that the following conditions are satisfied:
 - The same program is used
(actually this applies to all performance metrics)
 - The same ISA is used
 - The same compiler is used

⇒ (Thus the resulting programs used to run on the CPUs and obtain the MIPS rating are identical at the machine code level including the same instruction count)

Advanced System Architectures 98

dce 2021 A MIPS Example (1)

- Consider the following computer:

Instruction counts (in millions) for each instruction class

Code from:	A	B	C
Compiler 1	5	1	1
Compiler 2	10	1	1

The machine runs at 100MHz.

Instruction A requires 1 clock cycle, Instruction B requires 2 clock cycles, Instruction C requires 3 clock cycles.

$$CPI = \frac{\text{CPU Clock Cycles}}{\text{Instruction Count}} = \frac{\sum_{i=1}^n CPI_i \times C_i}{\text{Instruction Count}}$$

Advanced System Architectures 99

dce 2021 A MIPS Example (2)

$$CPI_1 = \frac{\overset{\text{count}}{[(5 \times 1) + (1 \times 2) + (1 \times 3)]} \times \overset{\text{cycles}}{10^6}}{(5 + 1 + 1) \times 10^6} = 10/7 = 1.43$$

$$MIPS_1 = \frac{100 \text{ MHz}}{1.43} = 69.9$$

$$CPI_2 = \frac{[(10 \times 1) + (1 \times 2) + (1 \times 3)] \times 10^6}{(10 + 1 + 1) \times 10^6} = 15/12 = 1.25$$

$$MIPS_2 = \frac{100 \text{ MHz}}{1.25} = 80.0$$

So, compiler 2 has a higher MIPS rating and should be faster?

Advanced System Architectures 100

dce 2021

A MIPS Example (3)

- Now let's compare CPU time:

Note important formula!

$$\text{CPU Time} = \frac{\text{Instruction Count} \times \text{CPI}}{\text{Clock Rate}}$$

$$\text{CPU Time}_1 = \frac{7 \times 10^6 \times 1.43}{100 \times 10^6} = 0.10 \text{ seconds}$$

$$\text{CPU Time}_2 = \frac{12 \times 10^6 \times 1.25}{100 \times 10^6} = 0.15 \text{ seconds}$$

Therefore program 1 is faster despite a lower MIPS!

Advanced System Architectures 101

dce 2021

Computer Performance Measures :MFLOPS (1/2)

- A floating-point operation is an addition, subtraction, multiplication, or division operation applied to numbers represented by a single or a double precision floating-point representation.
- MFLOPS, for a specific program running on a specific computer, is a measure of millions of floating point-operation (megaflops) per second:

$$\text{MFLOPS} = \frac{\text{Number of floating-point operations}}{(\text{Execution time} \times 10^6)}$$

- MFLOPS rating is a better comparison measure between different machines (applies even if ISAs are different) than the MIPS rating.
 - Applicable even if ISAs are different

Advanced System Architectures 102

dce 2021

Computer Performance Measures :MFLOPS (2/2)

- Program-dependent:** Different programs have different percentages of floating-point operations present. i.e compilers have no floating-point operations and yield a MFLOPS rating of zero.
- Dependent on the type of floating-point operations present in the program.
 - Peak MFLOPS rating for a CPU:** Obtained using a program comprised entirely of the simplest floating point instructions (with the lowest CPI) for the given CPU design which does not represent real floating point programs.

Advanced System Architectures 103

dce 2021

CPU Benchmark Suites

- Performance Comparison:** the execution time of the same *workload* running on two machines without running the actual programs
- Benchmarks:** the programs specifically chosen to measure the performance.
- Five levels of programs:** in the decreasing order of accuracy
 - Real Applications*
 - Modified Applications*
 - Kernels*
 - Toy benchmarks*
 - Synthetic benchmarks*

Advanced System Architectures 104

SPEC: System Performance Evaluation Cooperative

- **SPECCPU**: popular desktop benchmark suite
 - CPU only, split between integer and floating point programs
- **First Round 1989**: 10 programs yielding a single number – SPECmarks
- **Second Round 1992**: SPECint92 (6 integer programs) and SPECfp92 (14 floating point programs)
- **Third Round 1995**
 - new set of programs: SPECint95 (8 integer programs) and SPECfp95 (10 floating point)
 - “benchmarks useful for 3 years”
 - Single flag setting for all programs: SPECint_base95, SPECfp_base95
- SPECint2000 has 12 integer, SPECfp2000 has 14 integer pgms
- SPECCPU2006 to be announced Spring 2006
- **SPECSFS** (NFS file server) and **SPECWeb** (WebServer) added as server benchmarks



Summary: Measurement

- Chip density is continuing increase ~2x every 2 years
 - Clock speed is not
 - # processors/chip (cores) may double instead
- Always have metrics and benchmarks in mind to justify comparisons between different systems

- **Amdalls Law**:

$$\text{Speedup}_{\text{overall}} = \frac{\text{ExTime}_{\text{old}}}{\text{ExTime}_{\text{new}}} = \frac{1}{(1 - \text{Fraction}_{\text{enhanced}}) + \frac{\text{Fraction}_{\text{enhanced}}}{\text{Speedup}_{\text{enhanced}}}}$$

- **Performance measurement**:

CPU time	=	$\frac{\text{Seconds}}{\text{Program}}$	=	$\frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Cycle}}$
----------	---	---	---	---

