

dce Addressing the Processor-Memory Performance GAP

- Goal: Illusion of large, fast, cheap memory.
 Let programs address a memory space that scales to the disk size, at a speed that is usually as fast as register access
- Solution: Put smaller, faster "cache" memories between CPU and DRAM. Create a "memory hierarchy".




Levels of the Memory Hierarchy Capacity Access Time Cost Today's faster CPU Registers Focus Registers 100s Bytes <10s ns prog./compiler 1-8 bytes Instr. Operands Cache K Bytes 10-100 ns Cache 1-0.1 cents/bit cache cntl Blocks 8-128 bytes Main Memory M Bytes 200ns- 500ns Memory \$.0001-.00001 cents /bit OS 512-4K bytes Pages G Bytes, 10 ms (10,000,000 ns) Disk 10⁻⁵-10 cents/bit user/operator Files Tape infinite Larger sec-min Tape Lower Level

Common Predictable Patterns


Two predictable properties of memory references:

- <u>Temporal Locality:</u> If a location is referenced, it is likely to be referenced again in the near future (e.g., loops, reuse).
- Spatial Locality: If a location is referenced it is likely that locations near it will be referenced in the near future (e.g., straightline code, array access).





Simple view of cache



- The processor accesses the cache first
- Cache hit: Just use the data
- Cache miss: replace a block in cache by a block from main memory, use the data
- The data transferred between cache and main memory is in blocks, and controlled by independent hardware

Simple view of cache

- · Hit rate: fraction of cache hit
- Miss rate: 1 Hit rate
- Miss penalty: Time to replace a block + time to deliver the data to the processor



Simple view of cache

- Example: For(i = 0; i < 10; i++) S = S + A[i];
- No cache: At least 12 accesses to main memory (10 A[i] and Read S, write S)
- With Cache: if A[i] and S is in a single block (ex 32-bytes), 1 access to load block to cache, and 1 access to write block to main memory
- Access to S: Temporal Locality
- Access to A[i]: Spatial Locality (A[i])



Replacement

Block Number 0123456789012345678901

Memory

Cache

CPU need this


Cache cannot hold all blocks


Replace a block by another that is currently needed by CPU

Basic Cache Design & Operation Issues

- Q1: Where can a block be placed cache?
 (Block placement strategy & Cache organization)
 - Fully Associative, Set Associative, Direct Mapped.
- Q2: How is a block found if it is in cache? (Block identification)
 - Tag/Block.
- Q3: Which block should be replaced on a miss? (Block replacement)
 - Random, LRU, FIFO.
- Q4: What happens on a write? (Cache write policy)
 - Write through, write back.










Direct-mapped Cache


- Address: N bits (2^N bytes)
- Cache has 2k lines (blocks)
- Each line has 2^b bytes
- Block M is mapped to the line M % 2^k
- Need t = N-k-bTag bits to identify mem. block
- Advantage: Simple
- Disadvantage: High miss rate
- What if CPU accesses block N0, N1 and N0 % 2^k = N1 % 2^k?












Fully associative cache

- CAM: Content Addressable Memory
- Each block can be mapped to any lines in cache
- Tag bit: t = N-b. Compared to Tag of all lines
- Advantage: replacement occurs only when no rooms available
- Disadvantage: resource consumption, delay by comparing many elements




21





W-way Set-associative Cache


- Balancing: Direct mapped cache vs Fully associative cache
- Cache has 2^k sets
- Each set has w lines
- Block M is mapped to one of w lines in set M % 2^k
- Tag bit: t = N-k-b
- Currently: widely used (Intel, AMD, ...)











Q3: Which block should be replaced on a miss?
Easy for Direct Mapped
Set Associative or Fully Associative:

Random
Least Recently Used (LRU)
LRU cache state must be updated on every access
true implementation only feasible for small sets (2-way, 4-way)
pseudo-LRU binary tree often used for 4-8 way
First In, First Out (FIFO) a.k.a. Round-Robin
used in highly associative caches

Replacement policy has a second order effect since replacement only happens on misses

Q4: What happens on a write?

- Cache hit:
 - write through: write both cache & memory
 - generally higher traffic but simplifies cache coherence
 - write back: write cache only (memory is written only when the entry is evicted)
 - a dirty bit per block can further reduce the traffic
- Cache miss:
 - no write allocate: only write to main memory
 - write allocate (aka fetch on write): fetch into cache
- Common combinations:
 - write through and no write allocate
 - write back with write allocate

29

ВК тр.нсм

Reading Log1

- Listing some algorithms of replacement policy? Can it affect cache performance?
- What is cache performance?
- What criteria can effect cache performance?
- Explain optimization technique on each criterion



Multi-level Caches

Reading assignment 1

- Cache performance
 - Replacement policy (algorithms)
 - Optimization (Miss rate, penalty, ...)
- Reference
 - Hennessy Patterson Computer Architecture. A Quantitative
 - www2.lns.mit.edu/~avinatan/research/cache.pdf
 - More on internet

