

Review of Instructions Set
Architecture

Advanced System Architectures, Chapter 2

1

Outline

Instruction structure

Isa styles

Addressing modes


Analysis on instruction set


Case study: MIPS

Advanced System Architectures, Chapter 2

Machine Instruction

Computer can only understand binary values
The operation of a computer is defined by predefined binary values called *Instruction*Advanced System Architectures, Chapter 2






ISA Styles?

• Stack

• Accumulator

• Register memory/ Memory memory

• Register register/load store




Isa Styles: Register—Memory

Input, Output: Register or Memory

C= A+B?

LOAD R1, A
ADD R3, R1, B
STORE R3, C


11




Register
Road R1, A
LOAD R2, B
ADD R3, R1, R2
STORE R3, C

Register-Register: All operations are on registers
Need specific Load and Store instruction to access memory

Advanced System Architectures, Chapter 2





Other ISA Styles

High-level-language architecture:
In the 1960s (B5000)
Lack of effective compiler

Reduced Instruction Set architecture:
Simplify hardware
Simplify the instruction set
Simplify the instruction format
Rely on compiler to perform complex operation

14

Instruction set design
 ➤ The design of an Instruction Set is critical to the operation of a computer system.
 ➤ Including many aspects


- Operation repertoire
- Addressing modes
- Data types

Advanced System Architectures, Chapter 2

- Instruction format
- Registers Thanh ghi là dạng bộ nhớ tốc độ ¢ao

Advanced System Architectures, Chapter 2

16



Can be classified into 4 types:

- Data processing: Arithmetic, Logic
Ex: ADD, SUB, AND, OR, ...

- Data storage: Move data from/to memory
Ex: LD, ST

- Data movement: Register and register/IO
Ex: MOV

- Control: Test and branch
Ex: JMP, CMP

Operations

There must certainly be instructions for performing the fundamental arithmetic operations

Burkes, Goldstine and Von Neumann, 1947

How many programs have "IF" statement?

-> Branch instructions

How many programs have "Call" statement?

-> Call, Return instructions

How many programs have to access memory?

... and so on

Advanced System Architectures, Chapter 2

19

Operations Operator type Example Arithmetic & Integer arithmetic and logical operations: add, and, subtract Logical Data transfer Loads-stores (move instructions on machines with memory addressing) Control Branch, jump, procedure call and return, trap System Operating system call, Virtual memory management instructions Floating point Floating point instructions: add, multiply Decimal Decimal add, decimal multiply, decimal to character conversion String move, string compare, string search String Graphic Pixel operations, compression/decompression operations Advanced System Architectures, Chapter 2

20

18

F

Operations

- Arithmetic, logical, data transfer and control are almost standard categories for all machines
- System instructions are required for multiprogramming environment although support for system functions varies
- ➤ Others can be primitives (e.g. decimal and string on IBM 360 and VAX), provided by a co-processor, or synthesized by compiler

Advanced System Architectures, Chapter 2

21

Addressing Modes

The way the processor refers to the operands is called addressing mode

The addressing modes can be classified based on:

gt tức thời (= constant)

- The source of data: Immediate, registers, memory
- The address calculation: Direct, indirect, indexed

Advanced System Architectures, Chapter 2

Operation usage

Rank	80x86 Instruction	Integer Average (% total executed)
1	Load	22%
2	Conditional branch	20%
3	Compare	16%
4	Store	12%
5	Add	8%
6	And	6%
7	Sub	5%
8	Move register-register	4%
9	Call	1%
10	Return	1%
	Total	96%

- Simple instructions are the most widely executed
- > Make the common case fast

Advanced System Architectures, Chapter 2

22

Addressing modes

 Immediate addressing: the operand is put in the instruction

Ex: ADD R0, #10

 Register addressing: the index of the register which contains the operand is specified in the instruction

Ex: ADD R0, R1

 Direct addressing: the address of the operand is put in the instruction

Ex: ADD R0, (100)

Advanced System Architectures, Chapter

s, Chapter 2

Addressing modes

Register Indirect addressing: the address of the operand is put in the register which is specified in the instruction

Ex: ADD R0, (R1)

Displacement addressing: the address of the operand is Base register + Displacement


Ex: LD R1, 100(R2)


- Indexed addressing: The address of the operand is Base register + Indexed register

Ex: ADD R3, (R1+R2)

Advanced System Architectures, Chapter 2

25





26

Addressing modes

Advanced System Architectures, Chapter 2

- ➤ Is Memory indirect addressing necessary?
- ➤ Is Scaled addressing necessary?
- > Is Register addressing necessary?
- ➤ How long should a displacement value be?
- > How long should an immediate value be?

Addressing modes **Immediate** add r1 = r2 + 5Register add r1 = r2 + r3load r1 = M [4000]Direct add r1 = r2 + M[r2]Register Indirect Displacement load r1 = M[r2 + 4000]Indexed/Base add r1 = r3 + M[r2 + r3]Memory Indirect load r1 = M[M[r2]]PC Relative branch r1 < r3, 1000 Scaled load r1 = M[100 + r3 + r4 * d]Advanced System Architectures, Chapter 2

29

31

Operand types

Character:

- ACSII (8-bit): amost always used

- Unicode (16-bit): sometime

Integer: 2's complement

- Short: 16 bit

- Long: 32 bit

Floating point:

- Single precision: 32 bit

- Double precision: 64 bit

Operand types

> Business

- Binary Coded Decimal (BCD): Accurately represents decimal fraction

> DSP

- Fixed point

- Block floating point


> Graphic: RGBA or XYZW

- 8-bit, 16-bit or single precision floating point

Advanced System Architectures, Chapter 2


Operand types and size

Should CPU support all those types of operand?
Should CPU support very big-size operand?
Is DSP's data types used frequently?
Is BCD used in most of operations?
How about RGBA?



33 Registers file > Register is the fastest memory element Register cost much more than main memory > Register is flexible for compiler to use ➤ More register need more bits to encode > Register file with more locations can be slower > How many locations in register file is the most effective?






Complex Instruction Set Computer (CISC) Emphasizes doing more with each instruction:

- Thus fewer instructions per program (more compact code).
- Motivated by the high cost of memory and hard disk capacity when original CISC architectures were proposed
 - When M6800 was introduced: 16K RAM = \$500, 40M hard disk = \$55.
 - When MC68000 was introduced: 64K RAM = \$200, 10M HD = \$5,000
- Original CISC architectures evolved with faster more complex CPU designs but backward instruction set compatibility had to be maintained.
- Wide variety of addressing modes:
 - 14 in MC68000. 25 in MC68020
- A number instruction modes for the location and number of operands:
 - The VAX has 0- through 3-address instructions.
- Variable-length instruction encoding.

Advanced System Architectures, Chapter 2

35

Advanced System Architectures, Chapter 2



Example CISC ISA:Intel IA-32, X86 (80386) **GPR ISA (Register-Memory)** 12 addressing **Operand sizes:** modes: Can be 8, 16, 32, 48, 64, or 80 bits long. Register. Also supports string operations. Immediate. Direct. Base. **Instruction Encoding:** Base + Displacement. Index + Displacement. The smallest instruction is one byte. Scaled Index + Displacement. The longest instruction is 12 bytes long. Based Index The first bytes generally contain the Based Scaled Index. opcode, mode specifiers, and register Based Index + Displacement. fields. Based Scaled Index + Displacement. The remainder bytes are for address displacement and immediate data. Relative.

38


40

37

39

Reduced Instruction Set Computer (RISC) Focuses on reducing the number and complexity of instructions of the machine. Reduced CPI. Goal: At least one instruction per clock cycle. Designed with pipelining in mind. (CPI = 1 or less) Fixed-length instruction encoding. Siêu pipeline hoặc super scala có CPI < 1 Only load and store instructions access memory. (Thus more instructions executed than CISC) Simplified addressing modes. - Usually limited to immediate, register indirect, register displacement, indexed. Delayed loads and branches. Instruction pre-fetch and speculative execution. Examples: MIPS, SPARC, PowerPC, Alpha

Example RISC ISA: HP Precision Architecture, HP PA-RISC **Operand sizes:** 7 addressing modes: Five operand sizes ranging in Register powers of two from 1 to 16 bytes. Immediate Base with displacement Base with scaled index and displacement **Instruction Encoding:** Predecrement Instruction set has 12 different Postincrement formats. PC-relative All are 32 bits in length.



Case study: MIPS Used as the example throughout the course Stanford MIPS commercialized by MIPS Technologies (www.mips.com) Large share of embedded core market - Applications in consumer electronics, network/storage equipment, cameras, printers, ... Typical of many modern ISAs GroupX RISC CISC assignment K2021.doc Each Group has 4-6 persons Advanced System Architectures, Chapter 2

42

The MIPS ISA Registers Instruction Categories - Load/Store R0 - R31 - Computational - Jump and Branch - Floating Point PC coprocessor НІ Memory Management LO - Special 3 Instruction Formats: all 32 bits wide R-format OP shamt funct rs rd OP I-format rt immediate rs OP jump target J-format Advanced System Architectures, Chapter 2

MIPS (RISC) Design Principles · Simplicity favors regularity - fixed size instructions - small number of instruction formats - opcode always the first 6 bits Smaller is faster - limited instruction set - limited number of registers in register file - limited number of addressing modes · Make the common case fast arithmetic operands from the register file (load-store machine) - allow instructions to contain immediate operands Good design demands good compromises - Same instruction length Single instruction format => 3 instruction formats Advanced System Architectures, Chapter 2


MIPS Instruction Classes Distribution

 Frequency of MIPS instruction classes for SPEC2006

Frequency	
Integer	Ft. Pt.
16%	48%
35%	36%
12%	4%
34%	8%
2%	0%
	Integer 16% 35% 12% 34%

Advanced System Architectures, Chapter 2


45



- Little Endian: Least-significant byte at lowest
- address of a word
- MIPS is Big-endian

MIPS I	Registe	er Convention	
Name	Register Number	Usage	Preserve on call?
\$zero	0	constant 0 (hardware)	n.a.
\$at	1	reserved for assembler	n.a.
\$v0 - \$v1	2-3	returned values	no
\$a0 - \$a3	4-7	arguments	yes
\$t0 - \$t7	8-15	temporaries	no
\$s0 - \$s7	16-23	saved values	yes
\$t8 - \$t9	24-25	temporaries	no
\$k0 - \$k1	26-27	reserved for operating system	n.a
\$gp	28	global pointer	yes
\$sp	29	stack pointer	yes
\$fp	30	frame pointer	yes
\$ra	31	return addr (hardware)	yes
к			
Advanced System Ai	rchitectures, Chapte	er 2	4

46



48

MIPS R-Format instructions

- Arithmetic operations on register
- Logical operations on register
- And more (refer [1])
- For arithmetic and logical instruction:
 - Opcode is always SPECIAL (000000),
 - Funct indicates the specific operation to be performed
- What addressing mode do these instructions use?




Advanced System Architectures, Chapter 2

49

Logical operations

- AND, OR, XOR, XNOR (bit-wise)
- Ex: OR \$t0, \$t1, \$t2 #\$t0 = \$t1 | \$t2
- Please calculate the encoded instruction word for the above instruction
- Shift left, shift right
- · Shamt indicates the number of bit to shift
- Ex: SLL \$t2, \$s0, 8





Advanced System Architectures, Chapter 2

Arithmetic instruction

• ADD, SUB, MUL, DIV, ...
• Ex: ADD \$t0, \$s1, \$s2

Special \$s1 \$s2 \$t0 0 add

0 17 18 8 0 32

000000 10001 10010 01000 00000 100000

Encoded instruction word is:
0x02324020

50

Logical operations

Advanced System Architectures, Chapter 2

- Shift Right Arithmetic (SRA) use MSB as the shift-in bit
- Ex: SRA \$t2, \$s0, 8

 000000
 00000
 10000
 01010
 01000
 000011

- Why is there no SLA?
- Why is there no NOT? Lệnh NOT = A NOR 0



Advanced System Architectures, Chapter 2

Jump register

- Register indirect addressing
- JR: Jump register (JR rs)
 - Rs: target address
 - Rd, Rt = 0; shamt: special purpose (hint) [1]
- JALR: Jump and link register (JALR rs, JALR rd,rs)
 - Rs: target address
 - Rd: return address
 - Rt = 0; shamt: special purpose (hint) [1]




Advanced System Architectures, Chapter 2

53



Opcode Rs Rt 16-bit Immediate Value

- Arithmetic and Logical instruction with immediate value
 - Op: opcode
 - Rs: source register
 - Rt: destination register
 - Constant: immediate value (-32768 to 32767)



54



• Ex: ADDI \$t0, \$t1, 0x0005

001000 01001 01000 0000000000000101

• Ex: ORI \$t0, \$t1, 0xFF00


Advanced System Architectures, Chapter 2


001101 01001 01000 11111111100000000


Why is there no SUBI? ADDI với số âm là được




56









Quiz

How to move data from \$t0 to \$t1 using 1
 MIPS instruction? Công t0 với thanh ghi 0

Advanced System

Advanced System Architectures, Chapter 2

61

Atomic operation

 An atomic Read-Modify-Write operation can be done by a pair of instructions: LL (Load Link Word) and SC (Store Conditional Word)

LL \$Rt, offset(\$Rs)
SC \$Rt, offset(\$Rs)

 If the content at memory address specified by LL is modified before SC to the same address, SC fails and return 0 in \$Rt. Or else, SC store \$Rt to memory and return 1 in \$Rt

Advanced System Architectures, Chapter 2

Working with byte/halfword

 LB/LH/LBU/LHU: Load byte/haftword from memory

- LBU \$t0, 1(\$s0): Zero-extended

- LH \$t0, 2(\$s0): Sign-extended

SB, SH: Store byte/halfword to memory

- SB \$t0, 1(\$s0) Store byte/halfword không

- SH \$t0, 2(\$s0) quan tâm tới dấu

• Why don't we have SBU, SHU?

62

Atomic operation

Advanced System Architectures, Chapter 2

• Example atomic swap:

try: ADD \$t0, \$zero, \$s4 //\$t0 = \$s4

LL \$t1, 0(\$s1) //\$t1 = mem(\$s1)

SC \$t0, 0(\$s1) //mem(\$s1) = \$t0

BEQ \$t0, \$zero, try //if mem(\$s1) changed,

//try again

//else mem(\$s1) = \$t0

ADD \$s4, \$zero, \$t1//\$s4 = \$t1

BK Advance

Advanced System Architectures, Chapter 2

Constant (Immediate) value

 Small constants are used quite frequently (50% of operands in many common programs)

Ex: \$t0 = 0x1234 ADDI \$t0, \$zero, 0x1234

• How to use 32-bit constant?

Ex: \$t0 = 0x12345678 LUI \$t0, 0x1234 ORI \$t0, \$t0, 0x5678

Advanced System Architectures, Chapter 2

65

```
swap(int v[], int k)
{
    int temp;
    temp = v[k];
    v[k] = v[k+1];
    v[k+1] = temp;
}

^ Assume swap is called as a procedure
^ Assume temp is register $15; arguments in $a1, $a2; $16 is scratch reg:
^ Write MIPS code
```

Procedure call

- · Save return address
- Save necessary registers
- Callee execute the function
- Restore previously saved registers
- Restore return address
- Jump to the return address
 - JAL: Jump to a Label (Procedure), return address is stored in \$ra (register 31)
 - JR: Jump to the address which is stored in a register

Advanced System Architectures, Chapter 2

66

```
swap: MIPS
swap:
  addi $sp,$sp, -4
                       ; create space on stack
  sw $16, 0($sp)
                       ; callee saved register put onto stack
  sll $t2, $a2,2
                       ; multiply k by 4
  addu $t2, $a1,$t2
                       ; address of v[k]
  lw $15, 0($t2)
                       ; load v[k]
  lw $16, 4($t2)
                       ; load v[k+1]
                       ; store v[k+1] into v[k]
  sw $16, 0($t2)
  sw $15, 4($t2)
                       ; store old value of v[k] into v[k+1]
  lw $16, 0($sp)
                       ; callee saved register restored from stack
  addi $sp,$sp, 4
                       ; restore top of stack
       $31
                       ; return to place that called swap
```

Procedure call: Factorial MIPS code: # adjust stack for 2 items addi \$sp, \$sp, -8 sw \$ra, 4(\$sp) # save return address \$a0, 0(\$sp) # save argument slti \$t0, \$a0, 1 # test for n < 1 beq \$t0, \$zero, L1 # if so, result is 1 addi \$v0, \$zero, 1 addi \$sp, \$sp, 8 # pop 2 items from stack # and return jr \$ra L1: addi \$a0, \$a0, -1 # else decrement n jal fact # recursive call \$a0, 0(\$sp) # restore original n \$ra, 4(\$sp) # and return address addi \$sp, \$sp, 8 # pop 2 items from stack # multiply to get result n*fact(n-1) \$a0, \$v0 \$ra # and return Advanced System Architectures, Chapter 2

69

Instruction	Example	Meaning	Comments
add	add \$1,\$2,\$3	\$1 = \$2 + \$3	3 operands; exception possible
subtract	sub \$1,\$2,\$3	1 = 2 - 3	3 operands; exception possible
add immediate	addi \$1,\$2,100	1 = 2 + 100	+ constant; exception possible
add unsigned	addu \$1,\$2,\$3	\$1 = \$2 + \$3	3 operands; no exceptions
subtract unsigned	subu \$1,\$2,\$3	1 = 2 - 3	3 operands; no exceptions
add imm. unsign.	addiu \$1,\$2,100	1 = 2 + 100	+ constant; no exceptions
multiply	mult \$2,\$3	Hi, Lo = \$2 x \$3	64-bit signed product
multiply unsigned	multu\$2,\$3	Hi, Lo = 2×3	64-bit unsigned product
divide	div \$2,\$3	Lo = \$2 ÷ \$3, Hi = \$2 mod \$3	Lo = quotient, Hi = remainder
divide unsigned	divu \$2,\$3	Lo = \$2 ÷ \$3, Hi = \$2 mod \$3	Unsigned quotient & remainder
Move from Hi	mfhi \$1	\$1 = Hi	Used to get copy of Hi
Move from Lo	mflo \$1	\$1 = Lo	Used to get copy of Lo

dce 2021 Quiz

- Which one, caller or callee, has to save return address? chương trình con (callee). Ctr cha vẫn đc
- Which one, caller or callee, has to save necessary registers?con. Nhưng con or cha đều được
- Is it necessary for leaf-procedure to save return address (in MIPS)?

Không cần lưu

Advanced System Architectures, Chapter 2

70

Instruction	Example	Meaning	Comment
and	and \$1,\$2,\$3	\$1 = \$2 & \$3	3 reg. operands; Logical AND
or	or \$1,\$2,\$3	\$1 = \$2 \$3	3 reg. operands; Logical OR
xor	xor \$1,\$2,\$3	\$1 = \$2 \oplus \$3	3 reg. operands; Logical XOR
nor	nor \$1,\$2,\$3	\$1 = ~(\$2 \$3)	3 reg. operands; Logical NOR
and immediate	andi \$1,\$2,10	\$1 = \$2 & 10	Logical AND reg, constant
or immediate	ori \$1,\$2,10	\$1 = \$2 10	Logical OR reg, constant
xor immediate	xori \$1, \$2,10	\$1 = ~\$2 &~10	Logical XOR reg, constant
shift left logical	sll \$1,\$2,10	\$1 = \$2 << 10	Shift left by constant
shift right logical	srl \$1,\$2,10	\$1 = \$2 >> 10	Shift right by constant
shift right arithm.	sra \$1,\$2,10	\$1 = \$2 >> 10	Shift right (sign extend)
shift left logical	sllv \$1,\$2,\$3	\$1 = \$2 << \$3	Shift left by variable
shift right logical	srlv \$1,\$2, \$3	\$1 = \$2 >> \$3	Shift right by variable
shift right arithm.	srav \$1,\$2, \$3	\$1 = \$2 >> \$3	Shift right arith. by variable

71

nstruction	Comment
SW 500(R4), R3	Store word
H 502(R2), R3	Store half
B 41(R3), R2	Store byte
W R1, 30(R2)	Load word
H R1, 40(R3)	Load halfword
HU R1, 40(R3)	Load halfword unsigned
B R1, 40(R3)	Load byte
BU R1, 40(R3)	Load byte unsigned
UI R1, 40	Load Upper Immediate (16 bits shifted left by 16)

Instruction	Example	Meaning
branch on equal	beq \$1,\$2,100 Equal test; PC r	if (\$1 == \$2) go to PC+4+100 elative branch
branch on not eq.	bne \$1,\$2,100 Not equal test; F	if (\$1!= \$2) go to PC+4+100 PC relative
set on less than	slt \$1,\$2,\$3 Compare less th	if (\$2 < \$3) \$1=1; else \$1=0 nan; 2's comp.
set less than imm.	slti \$1,\$2,100 Compare < cons	if (\$2 < 100) \$1=1; else \$1=0 stant; 2's comp.
set less than uns.	sltu \$1,\$2,\$3 Compare less th	if (\$2 < \$3) \$1=1; else \$1=0 nan; natural no.
set I. t. imm. uns.	sltiu \$1,\$2,100 Compare < cons	if (\$2 < 100) \$1=1; else \$1=0 stant; natural
jump	j 10000 Jump to target a	go to 10000 address
jump register	jr \$31 For switch, proc	go to \$31 edure return
jump and link	jal 10000 For procedure c	\$31 = PC + 4; go to 10000 all

Compare and Branch

• Compare and Branch
PC
BNE rs, rt, offset if R[rs] == R[rt] then relative branch


BNE rs, rt, offset <>


BLEZ rs, offset if R[rs] <= 0 then PC-relative branch


BLTZ rs, offset <

BLTZ rs, offset <

BGEZ rs, offset >=







Text Segment [0400000]. [00440000] ; 183: 19 80 0/899 # arg ; 1864 addin 5a1 5a9 # # argv ; 1865 addin 5a2 5a1 # # argv ; 1865 addin 5a2 5a1 # envp ; 1865 ; 181 8v0 5a0 2 ; 1875 add 8a2 6a1 8v0 ; 1881 jai main ; 1831 ngv ; 1831 ngv

1 and ## 20, # 50 = 8 | Compared to the first part of the first

Execute Program

File Simulator Registers Text Segment Data Segment Window Help

Int Regs [16]

PC = 40002c

EPC = 0

Cause = 0

BadVAddr = 0

Status = 3000ff10

79

```
Example
      .data
      .word 0x2
n:
     .word 0x3
m:
      .space 4
r:
      .text
      .globl main
main:
                              # load n to $t0
            $t0, n
      lw
            $t1, m
                              # load m to $t1
      addu $t2, $t0, $t1
                              # $t2 \leftarrow ADD($t0, $t1)
                              # store $t2 to r
           $t2, r
      SW
```

83

```
Example
      .text
      .globl main
main:
            $t0, 0x2
                               #$t0 \leftarrow 0x2
      li
                               # $t1 ← 0x3
            $t1, 0x3
      addu $t2, $t0, $t1
                               #$t2 \leftarrow ADD($t0, $t1)
      .text
      .globl main
main:
            $t0, $0, 0x2
                               # $t0 \leftarrow OR(0, 0x2)
                               # $t1 \leftarrow OR(0, 0x3)
            $t1, $0, 0x3
      addu $t2, $t0, $t1
                               #$t2 \leftarrow ADD($t0, $t1)
```

```
Example
            .data
           .word 0x2, 0x3, 0x4
            .text
            .globl main
     main:
           la $t5, n
                                    # load address of n to $t5
           lw $t0, 0($t5)
                                    # load n to $t0
                                    # load n+4 to $t1
           lw $t1, 4($t5)
           addu $t2, $t0, $t1
                                    # $t2 \leftarrow ADD($t0, $t1)
           sw $t2, 8($t5)
                                    # store $t2 to n+8
84
```