

• Grades

- 20% homework + Quizzes

- 30% assignments + presentations

- 50% final exam

Administrative Issues

Class

- Time and venue: Suns, 15:00pm 17:50pm, google meet
- Web page:
 - http://e-learning.hcmut.edu.vn/course/view.php?id=104703

Textbook:

- John Hennessy, David Patterson, Computer Architecture: A
 Quantitative Approach, 5th edition, Morgan Kaufmann Publisher, 2012
- Stallings, William, Computer Organization and Architecture, 7th edition, Prentice Hall International, 2006
- Kai Hwang, Advanced System Architectures: Parallelism, Scalability, Programmability, McGraw-Hill, 1993
- Kai Hwang & F. A. Briggs, Computer Architecture and Parallel Processing, McGraw-Hill, 1989
- Research papers on Computer Design and Architecture from IEEE and ACM conferences, transactions and journals



Advanced System Architectures

2

dce

Administrative Issues (cont.)

Personnel

- Instructor: Assoc.Prof. Dr. Tran Ngoc Thinh

• Email: tnthinh@hcmut.edu.vn

• Phone: 38647256 (5837)

• Office: A3 building

• Office hours: Mondays, 13:00-16:00



Advanced System Architectures

_

Course Coverage

- Introduction
 - Brief history of computers
 - Basic concepts of computer system architectures.
- Instruction Set Principle
 - Classifying Instruction Set Architectures
 - Addressing Modes, Type and Size of Operands
 - Operations in the Instruction Set, Instructions for Control Flow, Instruction Format
 - The Role of Compilers



Advanced System Architectures

Course Coverage

- Multiprocessors
 - Classification of the parallel architectures
 - Performance of the parallel architectures
 - Coherence Caches
- Superscalar & VLIW
 - Introduction Superscalar
 - Comparison of superscalar and superpipeline
 - The problem of dependent
 - Implementation of the instruction parallel
 - Introduction of VLIW
- Al & Security chips



Advanced System Architectures

Course Coverage

- · Pipelining: Basic and Intermediate Concepts
 - Organization of pipelined units,
 - Pipeline hazards,
 - Reducing branch penalties, branch prediction strategies.
- · Memory Hierarchy Design
 - Memory hierarchy
 - Cache memories
 - Virtual memories
 - Memory management.





Advanced System Architectures

Course Requirements

- Computer Organization & Architecture
 - Comb./Seq. Logic, Processor, Memory, Assembly Language
- Data Structures / Algorithms
 - Complexity analysis, efficient implementations
- Operating Systems
 - Task scheduling, management of processors, memory, input/output devices










and performance to run the same S/W


Advanced System Architectures


Computer Architecture Role of a computer architect: To design and engineer the various levels of a computer system to maximize performance and programmability within limits of technology and cost
































































The End of the Uniprocessor Era • Multiprocessors imminent in 1970s, '80s, '90s, ... • "... today's processors ... are nearing an impasse as technologies approach the speed of light.." David Mitchell, The Transputer: The Time Is Now (1989) • ⇒ Custom multiprocessors strove to lead uniprocessors ⇒ Procrastination rewarded: 2X seq. perf. / 1.5 years • "We are dedicating all of our future product development to multicore designs. ... This is a sea change in computing" Paul Otellini, President, Intel (2004) • Difference is all microprocessor companies switch to multicore (AMD, Intel, IBM, Sun; all new Apples 2-4 CPUs) ⇒ Procrastination penalized: 2X sequential perf. / 5 yrs ⇒ Biggest programming challenge: 1 to 2 CPUs


Problems with Sea Change

- Algorithms, Programming Languages, Compilers, Operating Systems, Architectures, Libraries, ... not ready to supply Thread Level Parallelism or Data Level Parallelism for 1000 CPUs / chip
 - Need whole new approach
 - People have been working on parallelism for over 50 years without general success
- Architectures not ready for 1000 CPUs / chip
 - Unlike Instruction Level Parallelism, cannot be solved by just by computer architects and compiler writers alone, but also cannot be solved without participation of computer architects
- PARLab: Berkeley researchers from many backgrounds meeting since 2005 to discuss parallelism
 - Krste Asanovic, Ras Bodik, Jim Demmel, Kurt Keutzer, John Kubiatowicz, Edward Lee, George Necula, Dave Patterson, Koushik Sen, John Shalf, John Wawrzynek, Kathy Yelick, ...
 - Circuit design, computer architecture, massively parallel computing, computer-aided design, embedded hardware and software, programming languages, compilers, scientific programming, and numerical analysis


Advanced System Architectures


36








Performance (Metric) • Time/Latency: The wall clock or CPU elapsed time. • Throughput: The number of results per second. Other measures such as MIPS, MFLOPS, clock frequency (MHz), cache size do not make any sense.






































Calculating Die Yield

- Die yield is the fraction or percentage of good dies on a wafer number
- Wafer yield accounts for completely bad wafers so need not be tested
- Wafer yield corresponds to on defect density by α which depends on number of masking levels good estimate for CMOS is 4.0


$$\boxed{ \text{DieYield} = \text{Wafer Yield} \times \left\{ 1 + \frac{(\text{Defect/Unit Area}) \times \text{Die Area}}{\alpha} \right\}^{-\alpha}}$$


Example:


The yield of a die, 0.7cm on a side, with defect density of 0.6/cm2


$$= (1+[0.6x0.49]/4.0)^{-4} = 0.75$$






























































- Total executed instruction count: 10,000,000 instructions
 Average CPI for the program: 2.5 cycles/instruction.
- CPU clock rate: 200 MHz. (clock cycle = 5x10⁻⁹ seconds)
- What is the execution time for this program:


CPU time	= Seconds	= Instructions	x Cycles	X	Seconds
	Program	Program	Instruction		Cycle

CPU time = Instruction count x CPI x Clock cycle

- = 10,000,000 x 2.5 x 1 / clock rate
- $= 10,000,000 x 2.5 x 5x10^{-9}$
- = 0.125 seconds



Advanced System Architectures



Performance Comparison: Example

- From the previous example: A Program is running on a specific machine with the following parameters:
 - Total executed instruction count, I: 10,000,000 instructions
 - Average CPI for the program: 2.5 cycles/instruction.
 - CPU clock rate: 200 MHz.
- Using the same program with these changes:
 - A new compiler used: New instruction count 9,500,000
 New CPI: 3.0
 - 1404 01 1. 0.0
- Faster CPU implementation: New clock rate = 300 MHZ
- What is the speedup with the changes?

Speedup	=	Old Execution Time =	= I _{old}	Х	CPI _{old}	Х	Clock cycle _{old}
		New Execution Time	lnow	Х	CPInou	Х	Clock Cycle

Speedup = $(10,000,000 \times 2.5 \times 5x10^{-9}) / (9,500,000 \times 3 \times 3.33x10^{-9})$

= .125 / .095 = 1.32 or 32 % faster after changes.

Advanced System Architectures

5

Instruction Types & CPI

 Given a program with n types or classes of instructions executed on a given CPU with the following characteristics:

C_i = Count of instructions of type_i

CPI_i = Cycles per instruction for type_i

i = 1, 2, n

Then:


CPI = CPU Clock Cycles / Instruction Count I


Where:


 $CPU \ clock \ cycles = \sum_{i=1}^{n} \left(CPI_{i} \times C_{i} \right)$


Instruction Count I = $\sum C_i$



































dce

Performance Enhancement Example (1/2)

A program runs in 100 seconds on a machine with multiply operations responsible for 80 seconds of this time. By how much must the speed of multiplication be improved to make the program four times faster?
 F = 80/100 = 0.8

Desired speedup = 4 = ------
Execution Time with enhancement

→ Execution time with enhancement = 25 seconds

Amdahl's law: 4 = 1/(1 - 0.8 + 0.8/S) => S = 16

25 seconds = (100 - 80 seconds) + 80 seconds / n 25 seconds = 20 seconds + 80 seconds / n 5 = 80 seconds / n n = 80/5 = 16

Hence multiplication should be 16 times faster to get a speedup of 4.



Advanced System Architectures



Performance Enhancement Example (2/2)

 For the previous example with a program running in 100 seconds on a machine with multiply operations responsible for 80 seconds of this time. By how much must the speed of multiplication be improved to make the program five times faster?

→ Execution time with enhancement = 20 seconds

20 seconds = (100 - 80 seconds) + 80 seconds / n 20 seconds = 20 seconds + 80 seconds / n 0 = 80 seconds / n

No amount of multiplication speed improvement can achieve this.



Advanced System Architectures

0.0

Extending Amdahl's Law To Multiple Enhancements

Suppose that enhancement E_i accelerates a fraction F_i of the execution time by a factor S_i and the remainder of the time is unaffected then:

Speedup=
$$\frac{\text{Original Execution Time}}{\left(\left(1-\sum_{i}F_{i}\right)+\sum_{i}\frac{F_{i}}{S_{i}}\right)\times\text{Original Execution Time}}$$

Speedup=
$$\frac{1}{\left(\left(1-\sum_{i} \mathbf{F}_{i}\right)+\sum_{i} \mathbf{F}_{i}\right)}$$

Note: All fractions F_i refer to original execution time before the enhancements are applied.



Advanced System Architectures

.

dce Amdahl's Law With Multiple Enhancements: Example

 Three CPU performance enhancements are proposed with the following speedups and percentage of the code execution time affected:

Speedup₁ = S_1 = 10 Percentage₁ = F_1 = 20%

Speedup₂ = S_2 = 15 Percentage₁ = F_2 = 15%

Speedup₃ = S_3 = 30 Percentage₁ = F_3 = 10%

- While all three enhancements are in place in the new design, each enhancement affects a different portion of the code.
- · What is the resulting overall speedup?


Speedup =
$$\frac{1}{\left(\left(1 - \sum_{i} \mathbf{F}_{i}\right) + \sum_{i} \frac{\mathbf{F}_{i}}{\mathbf{S}_{i}}\right)}$$


• Speedup = 1 / [(1 - .2 - .15 - .1) + .2/10 + .15/15 + .1/30)] = 1 / [.55 + .0333] = 1 / .5833 = 1.71





Advanced System Architectures

92









Computer Performance Measures: MIPS Rating (2/3)

- In addition the MIPS rating:
 - Does not account for the instruction set architecture (ISA) used.
 - Thus it cannot be used to compare computers/CPUs with different instruction sets.
 - <u>Easy to abuse:</u> Program used to get the MIPS rating is often omitted.
 - Often the <u>Peak MIPS rating</u> is provided for a given CPU which is obtained using a program comprised entirely of <u>instructions</u> <u>with the lowest CPI</u> for the given CPU design which <u>does not</u> <u>represent real programs</u>.



Advanced System Architectures

dce Computer Performance Measures: MIPS Rating (3/3)

- Under what conditions can the MIPS rating be used to compare performance of different CPUs?
- The MIPS rating is <u>only valid</u> to compare the performance of different CPUs <u>provided that the following conditions are satisfied:</u>
 - 1 The same program is used (actually this applies to all performance metrics)
 - 2 The same ISA is used
 - 3 The same compiler is used
 - ⇒ (Thus the resulting programs used to run on the CPUs and obtain the MIPS rating are identical at the machine code level including the same instruction count)



Advanced System Architectures

Advanced System Architectures

.

A MIPS Example (1)

Consider the following computer:

Instruction counts (in millions) for each instruction class

		mon action class			
Code from:	Α	В	С		
Compiler 1	5	1	1		
Compiler 2	10	1	1		

The machine runs at 100MHz.

Instruction A requires 1 clock cycle, Instruction B requires 2 clock cycles, Instruction C requires 3 clock cycles.


$$CPI = \frac{CPU \ Clock \ Cycles}{Instruction \ Count} = \frac{\sum_{i=1}^{n} CPI_{i} \times C_{i}}{Instruction \ Count}$$




Advanced System Architectures

CPI₁ = $\frac{[(5\times1) + (1\times2) + (1\times3)] \times 10^{6}}{(5+1+1) \times 10^{6}} = 10/7 = 1.43$ MIPS₁ = $\frac{100 \text{ MHz}}{1.43} = 69.9$ CPI₂ = $\frac{[(10\times1) + (1\times2) + (1\times3)] \times 10^{6}}{(10+1+1) \times 10^{6}} = 15/12 = 1.25$ MIPS₂ = $\frac{100 \text{ MHz}}{1.25} = 80.0$ So, compiler 2 has a higher MIPS rating and should be faster?

• Now let's compare CPU time: Note important formula! CPU Time = $\frac{\text{Instruction Count} \times \text{CPI}}{\text{Clock Rate}}$ CPU Time = $\frac{7 \times 10^6 \times 1.43}{100 \times 10^6} = 0.10 \text{ seconds}$ CPU Time = $\frac{12 \times 10^6 \times 1.25}{100 \times 10^6} = 0.15 \text{ seconds}$ Therefore program 1 is faster despite a lower MIPS!



Computer Performance Measures :MFLOPS (1/2) A floating-point operation is an addition, subtraction, multiplication, or division operation applied to numbers represented by a single or a double precision floating-point representation. MFLOPS, for a specific program running on a specific computer, is a measure of millions of floating point-operation (megaflops) per second: MFLOPS = Number of floating-point operations / (Execution time x 10⁶) MFLOPS rating is a better comparison measure between different machines (applies even if ISAs are different) than the MIPS rating. Applicable even if ISAs are different





SPEC: System Performance Evaluation Cooperative

- SPECCPU: popular desktop benchmark suite
 - CPU only, split between integer and floating point programs
- First Round 1989: 10 programs yielding a single number SPECmarks
- Second Round 1992: SPECInt92 (6 integer programs) and SPECfp92 (14 floating point programs)
- Third Round 1995
 - new set of programs: SPECint95 (8 integer programs) and SPECfp95 (10 floating point)
 - "benchmarks useful for 3 years"
 - Single flag setting for all programs: SPECint_base95, SPECfp_base95
- SPECint2000 has 12 integer, SPECfp2000 has 14 integer pgms
- SPECCPU2006 to be announced Spring 2006
- SPECSFS (NFS file server) and SPECWeb (WebServer) added as server benchmarks



Advanced System Architectures

105

Summary: Measurement

- Chip density is continuing increase ~2x every 2 years
 - Clock speed is not
 - # processors/chip (cores) may double instead
- Always have metrics and benchmarks in mind to justify comparisons between different systems
- Amdalls Law:

$$\mathsf{Speedup}_{\mathsf{overall}} = \frac{\mathsf{ExTime}_{\mathsf{old}}}{\mathsf{ExTime}_{\mathsf{new}}} = \frac{1}{\left(1 - \mathsf{Fraction}_{\mathsf{enhanced}}\right) + \frac{\mathsf{Fraction}_{\mathsf{enhanced}}}{\mathsf{Speedup}_{\mathsf{enhanced}}}}$$

· Performance measurement:

 CPU time
 =
 Seconds
 =
 Instructions
 x
 Cycles
 x
 Seconds

 Program
 Program
 Instruction
 Cycle

