

**VIETNAM NATIONAL UNIVERSITY HO CHI MINH CITY
HO CHI MINH UNIVERSITY OF TECHNOLOGY**



ASSIGNMENT REPORT IC DESIGN – EE3165

LAB 4: ARITHMETRIC UNIT AND REGISTER FILE

CLASS L04 – GROUP 14

TUTOR : NGUYỄN PHAN THIÊN PHÚC

STUDENTS	ID	EMAIL	CONTRIBUTION
Bùi Khánh Hoàng	2113392	<i>hoang.bui060703@hcmut.edu.vn</i>	100%
Lê Đức Lân	2111634	<i>lan.le050203@hcmut.edu.vn</i>	100%
Lê Duy Thức	2110184	<i>hoang.nguyen16032003@hcmut.edu.vn</i>	100%

Ho Chi Minh City, May 2024

LABORATORY 4 : ARITHMETRIC UNIT AND REGISTER FILE

OBJECTIVES

No.	Objectives	Requirements
1	<p>Implement a simple Arithmetic Logic Unit (ALU) performing eight functions with 4-bit Flags output (N, Z, C, V):</p> <ul style="list-style-type: none">➤ Add and subtract.➤ Logic shift right and Logic shift left.➤ AND, OR, and NOT.➤ Forwarding input.	<ul style="list-style-type: none">▪ Present a block diagram illustrating the architecture of the ALU and include the HDL code implementing this design. Besides, provide waveforms to prove that the design functions correctly.▪ Propose a transistor-level circuit for this ALU.▪ Run transient simulations and show waveforms due to the existing testbench to prove your circuit works correctly.▪ Define speed of your design.
2	<p>Implement an 8 × 8 Register File.</p>	<ul style="list-style-type: none">▪ According to the existing block diagram, write HDL code to implement the system and show waveforms to prove that your design works correctly, using the testbench proposed by students.▪ Propose a suitable transistor-level circuit for this system.▪ Run transient simulations and display waveforms to demonstrate that the system operates correctly, utilizing the previous testbench for the HDL code.▪ Define the clock frequency and maximum frequency of your design.

EXPERIMENT 1 : Implement a simple ALU performing 8 functions with 4 bits flags output

➤ Verification plan

Section	Item	Description	Testcase name	Owner	Status
1	Reset	Khi rst_n = 0 output bằng 0, khi rst_n = 1, output sẽ được cập nhật bình thường theo chương trình	reset_test		PASS
2	Sum	Khi rst_n = 1 và op = 3'b000, result = a + b, carry = 1 khi a + b > 4'b1111	sum_test		PASS
3	Subtract	Khi rst_n = 1 và op = 3'b001, result = a - b, carry = 1	sub_test		PASS
4	And	Khi rst_n = 1 và op = 3'b010, result = a and b, carry = 0.	and_test		PASS
5	Or	Khi rst_n = 1 và op = 3'b011, result = a or b, carry = 0.	or_test		PASS
6	Xor	Khi rst_n = 1 và op = 3'b100, result = a xor b, carry = 0.	xor_test		PASS
7	Not	Khi rst_n = 1 và op = 3'b101, result = ~a, carry = 0.	not_test		PASS
8	Shift right	Khi rst_n = 1 và op = 3'b110, result = a >> b, carry = 0.	shift_right_test		PASS
9	Shift left	Khi rst_n = 1 và op = 3'b111, result = a << b, carry = 0.	Shift_left_test		PASS

Signal	Width	Type	Description
clk	1	Input	Tín hiệu Clock
rst_n	1	Input	Mỗi cạnh xuống của tín hiệu, khi rst_n = 0 output bằng 0, khi rst_n = 1, output sẽ được cập nhật bình thường theo chương trình.
a	4	Input	Đôi số thứ nhất
b	4	Input	Đôi số thứ hai
op	3	Input	Tùy chọn tính toán
result	4	Output	Kết quả tính toán
carry	1	Output	Cờ Carry

Table: Input/Output description

Operation (Op)	Description
3'b000	{carry, result} = a + b
3'b001	{carry, result} = a - b
3'b010	carry = 0; result = and(a, b)
3'b011	carry = 0; result = or(a, b)
3'b100	carry = 0; result = xor(a, b)
3'b101	carry = 0; result = not(a)
3'b110	carry = 0; result = a >> b
3'b111	carry = 0; result = a << b

Table: Functional description






Figure: Block diagram of ALU



Waveform when type comand make sim GUI="--gui", it show signal count up when sec in high and count down when sec in low. Plan operated right.



Excecuting code

Quartus II 64-Bit - C:/Users/ADMIN/Desktop/LAB4/SystemVerilog1 - SystemVerilog1

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator

Entity

Cyclone IV GX: AUTO

SystemVerilog1

Tasks

Flow: Compilation

Task	Time
Compile Design	00:00:28
Analysis & Synthesis	00:00:05
Fitter (Place & Route)	00:00:12
Assembler (Generate programming files)	00:00:04
TimeQuest Timing Analysis	00:00:05
EDA Netlist Writer	00:00:02
Program Device (Open Programmer)	

```

1 module SystemVerilog1 (
2     input wire [7:0] A, B,           // 8-bit input operands
3     input wire [2:0] ALU_op,         // Operation code
4     output reg [7:0] ALU_RESULT,     // ALU result
5     output reg [3:0] ALU_FLAGS      // Flags output
6 );
7
8 // Internal signals for carry and overflow detection
9 wire carry_out;
10 wire overflow;
11
12 // ALU operations
13 always @(*) begin
14     case (ALU_op)
15         3'b000: (carry_out, ALU_RESULT) = A + B;           // ADD
16         3'b001: (ALU_FLAGS[2], ALU_RESULT) = A - B;       // SUBTRACT with borrow in
17         3'b010: ALU_RESULT = A << 1;                     // LOGICAL SHIFT LEFT
18         3'b011: ALU_RESULT = A >> 1;                     // LOGICAL SHIFT RIGHT
19         3'b100: ALU_RESULT = A & B;                       // AND
20         3'b101: ALU_RESULT = A | B;                       // OR
21         3'b110: ALU_RESULT = ~A;                         // NOT
22         3'b111: ALU_RESULT = A;                         // FORWARD A
23         default: ALU_RESULT = 8'hxx;                     // Undefined operation
24     endcase
25
26 // Set the flags
27 ALU_FLAGS[3] = ALU_RESULT[7];                             // N flag
28 ALU_FLAGS[1] = (ALU_RESULT == 8'b0) ? 1'b1 : 1'b0;       // Z flag
29 ALU_FLAGS[2] = carry_out;                                // C flag
30
31 // Overflow flag for addition and subtraction only
32 overflow = ((A[7] == B[7]) && (ALU_RESULT[7] != A[7]));
33 ALU_FLAGS[0] = (ALU_op == 3'b000 | ALU_op == 3'b001) ? overflow : 1'b0;
34 end
35 endmodule

```

Messages

204019 Generated file SystemVerilog1_vhd.sdo in folder "C:/Users/ADMIN/Desktop/LAB4/simulation/modelsim/" for EDA simulation tool

Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings

System Processing (130) 100% 00:00:01

```

module SystemVerilog1 (
    input wire [7:0] A, B,           // 8-bit input operands
    input wire [2:0] ALU_op,         // Operation code
    output reg [7:0] ALU_RESULT,     // ALU result
    output reg [3:0] ALU_FLAGS       // Flags output
);


    // Internal signals for carry and overflow detection
    wire carry_out;
    wire overflow;

    // ALU operations
    always @(*) begin
        case (ALU_op)
            3'b000: {carry_out, ALU_RESULT} = A + B;           // ADD
            3'b001: {ALU_FLAGS[2], ALU_RESULT} = A - B;       // SUBTRACT with borrow in
            3'b010: ALU_RESULT = A << 1;                      // LOGICAL SHIFT LEFT
            3'b011: ALU_RESULT = A >> 1;                      // LOGICAL SHIFT RIGHT
            3'b100: ALU_RESULT = A & B;                        // AND
            3'b101: ALU_RESULT = A | B;                        // OR
            3'b110: ALU_RESULT = ~A;                          // NOT
            3'b111: ALU_RESULT = A;                           // FORWARD A
            default: ALU_RESULT = 8'hxx;                       // Undefined operation
        endcase

        // Set the flags
        ALU_FLAGS[3] = ALU_RESULT[7];                          // N flag
        ALU_FLAGS[1] = (ALU_RESULT == 8'b0) ? 1'b1 : 1'b0;    // Z flag
        ALU_FLAGS[2] = carry_out;                              // C flag
        // Overflow flag for addition and subtraction only
        overflow = ((A[7] == B[7]) && (ALU_RESULT[7] != A[7]));
        ALU_FLAGS[0] = (ALU_op == 3'b000 || ALU_op == 3'b001) ? overflow : 1'b0;
    end
endmodule

```

Simulation on quartus






Figure: Schematic của bộ ALU trước khi synthesis




Figure: Waveform của bộ ALU trước khi synthesis

EXPERIMENT 2 : Implement 8x8 Register File

EXPERIMENT 2

Objective: Implement an 8×8 Register File.

Requirements:

- According to the existing block diagram, write HDL code to implement the system and show waveforms to prove that your design works correctly, using the testbench proposed by students.
- Propose a suitable transistor-level circuit for this Register File.
- Run transient simulations and display waveforms to demonstrate that the system operates correctly, utilizing the previous testbench for the HDL code.
- Define the clock frequency and maximum frequency of your design.

HDL CODE :

```
module register_file (
    input logic    clk,        // clock
    input logic    rst_n,      // reset
    input logic [2:0] rd_addr1, // first address
```



```

input logic [2:0] rd_addr2,    // second address
input logic [2:0] wrt_dest,    // Address to be written
input logic [7:0] wrt_data,    // Data to be written
input logic      wrt_en,       // Write en signal
output logic [7:0] rd_data1,   // read data first address
output logic [7:0] rd_data2    // read data second address
);

```

```

logic [7:0] registers [7:0];

```

```

// Read process

```

```

assign rd_data1 = registers[rd_addr1];

```

```

assign rd_data2 = registers[rd_addr2];

```

```

// Write process

```

```

always_ff @(posedge clk or negedge rst_n) begin

```

```

    if (!rst_n) begin

```

```

        for (int i = 0; i < 8; i++) begin

```

```

            registers[i] <= 8'b0;

```

```

        end

```

```

    end else if (wrt_en) begin

```

```

        registers[wrt_dest] <= wrt_data;

```

```

    end

```

```

end

```

```

Endmodule

```

```

module register_file (
    input logic      clk,           // clock
    input logic      rst_n,        // reset
    input logic [2:0] rd_addr1,    // first address
    input logic [2:0] rd_addr2,    // second address
    input logic [2:0] wrt_dest,    // Address to be written
    input logic [7:0] wrt_data,    // Data to be written
    input logic      wrt_en,       // Write en signal
    output logic [7:0] rd_data1,   // read data first address
    output logic [7:0] rd_data2    // read data second address
);

    logic [7:0] registers [7:0];

    // Read process
    assign rd_data1 = registers[rd_addr1];
    assign rd_data2 = registers[rd_addr2];

    // Write process
    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            for (int i = 0; i < 8; i++) begin
                registers[i] <= 8'b0;
            end
        end else if (wrt_en) begin
            registers[wrt_dest] <= wrt_data;
        end
    end
endmodule

```

```

module top_level (
    input logic      clk,          // Clock
    input logic      rst_n,        // active low reset
    input logic [2:0] wrt_dest,     // Write address
    input logic [7:0] wrt_data,    // Data to write
    input logic      wrt_en,       // write enable
    input logic [2:0] rd_addr1,    // Read address 1
    input logic [2:0] rd_addr2,    // Read address 2
    output logic [7:0] rd_data1,   // Read data 1
    output logic [7:0] rd_data2    // Read data 2
);
    register_file u_register_file (
        .clk(clk),
        .rst_n(rst_n),
        .rd_addr1(rd_addr1),
        .rd_addr2(rd_addr2),
        .wrt_dest(wrt_dest),
        .wrt_data(wrt_data),
        .wrt_en(wrt_en),
        .rd_data1(rd_data1),
        .rd_data2(rd_data2)
    );
endmodule

```