# VIETNAM NATIONAL UNIVERSITY HO CHI MINH CITY HO CHI MINH UNIVERSITY OF TECHNOLOGY

&…≎…≪



## **ASSIGNMENT REPORT IC DESIGN – EE3165**

## LAB 4: ARITHMETRIC UNIT AND REGISTER FILE

CLASS L04 – GROUP 14

### TUTOR: NGUYỄN PHAN THIÊN PHÚC

STUDENTS	ID	EMAIL	CONTRIBUTION
Bùi Khánh Hoàng	2113392	hoang.bui060703@hcmut.edu.vn	100%
Lê Đức Lân	2111634	lan.le050203@hcmut.edu.vn	100%
Lê Duy Thức	2110184	hoang.nguyen16032003@hcmut.edu.vn	100%

Ho Chi Minh City, May 2024

# LABORATORY 4: ARITHMETRIC UNIT AND REGISTER FILE

#### OBJECTIVES

No.	Objectives	Requirements
1	Implement a simple Arithmetic Logic Unit (ALU) performing eight functions with 4-bit Flags output (N, Z, C, V):  Add and subtract.  Logic shift right and Logic shift left.  AND, OR, and NOT.  Forwarding input.	<ul> <li>Present a block diagram illustrating the architecture of the ALU and include the HDL code implementing this design. Besides, provide waveforms to prove that the design functions correctly.</li> <li>Propose a transistor-level circuit for this ALU.</li> <li>Run transient simulations and show waveforms due to the existing testbench to prove your circuit works correctly.</li> </ul>
2	Implement an 8 × 8 Register File.	<ul> <li>Define speed of your design.</li> <li>According to the existing block diagram, write HDL code to implement the system and show waveforms to prove that your design works correctly, using the testbench proposed by students.</li> <li>Propose a suitable transistor-level circuit for this system.</li> <li>Run transient simulations and display waveforms to</li> </ul>
		demonstrate that the system operates correctly, utilizing the previous testbench for the HDL code.  • Define the clock frequency and maximum frequency of your design.

# **EXPERIMENT 1 :** Implement a simple ALU performing 8 functions with 4 bits flags output

## Verification plan

Section	Item	Description	Testcase name	Owner	Status
1	Reset	Khi rst_n = 0 ouput bằng 0, khi rst_n = 1, output sẽ được cập nhật bình thường theo chương trình	reset_test		PASS
2	Sum	Khi rst_n = 1 và op = 3'b000, result = $a + b$ , carry = 1 khi a + $b > 4$ 'b1111	sum_test		PASS
3	Subtract	Khi rst_n = 1 và op = 3'b001, result = a - b, carry = 1	sub_test		PASS
4	And	Khi rst_n = 1 và op = 3'b010, result = a and b, carry = 0.	and_test		PASS
5	Or	Khi rst_n = 1 và op = 3'b011, result = a or b, carry = 0.	or_test		PASS
6	Xor	Khi rst_n = 1 và op = 3'b100, result = a xor b, carry = 0.	xor_test		PASS
7	Not	Khi rst_n = 1 và op = 3'b101, result = $\sim$ a, carry = 0.	not_test		PASS
8	Shift right Khi rst_n = 1 và op = 3'b110, result = $a >> b$ , carry = 0.		shift_right_test		PASS
9	Shift left Khi rst_n = 1 và op = 3'b111, result = a $<<$ b, carry = 0.		Shift_left_test		PASS

Signal	Width	Type	Desciption
clk	1	Input	Tín hiệu Clock
rst_n	1	Input	Mỗi cạnh xuống của tín hiệu, khi rst_n = 0 ouput bằng 0, khi rst_n = 1, output sẽ được cập nhật bình thường theo chương trình.
a	4	Input	Đối số thứ nhất
b	4	Input	Đối số thứ hai
op	3	Input	Tùy chọn tính toán
result	4	Output	Kết quả tính toán
carry	1	Output	Cờ Carry

Table: Input/Output description

Operation (Op)	Description
3'ь000	$\{carry, result\} = a + b$
3'b001	{carry, result} = a - b
3'b010	carry = 0; $result = and(a, b)$
3'ь011	carry = 0; result = or(a, b)
3'b100	carry = 0; result = xor(a, b)
3'b101	carry = 0; result = not(a)
3'b110	carry = 0; result = a >> b
3'b111	carry = 0; result = a << b

Table: Functional description







Figure: Block diagram of ALU



Waveform when type comand make sim GUI="-gui", it show signal count up when sec in high and count down when sec in low. Plan operated right.




## Excecuting code



```
⊟module SystemVerilog1
     input wire [7:0] A, B, // 8-bit input operands input wire [2:0] ALU_op, // Operation code output reg [7:0] ALU_RESULT, // ALU result output reg [3:0] ALU_FLAGS // Flags output
);
      // Internal signals for carry and overflow detection
      wire carry out;
      wire overflow;
      // ALU operations
      always @(*) begin
case (ALU op)
               3'b000: {carry_out, ALU_RESULT} = A + B;
                                                                          // ADD
               3'b001: {ALU_FLAGS[2], ALU_RESULT} = A - B;
                                                                          // SUBTRACT with borrow in
               3'b010: ALU RESULT = A << 1;
                                                                          // LOGICAL SHIFT LEFT
               3'b011: ALU_RESULT = A >> 1;
3'b100: ALU_RESULT = A & B;
                                                                          // LOGICAL SHIFT RIGHT
                                                                          // AND
                                                                          // OR
               3'b101: ALU_RESULT = A | B;
               3'b110: ALU RESULT = ~A;
                                                                          // NOT
               3'b111: ALU RESULT = A;
                                                                          // FORWARD A
               default: ALU RESULT = 8'hxx;
                                                                          // Undefined operation
          endcase
          // Set the flags
          ALU FLAGS[3] = ALU RESULT[7];
                                                                           // N flag
          ALU FLAGS[1] = (ALU RESULT == 8'b0) ? 1'b1 : 1'b0;
                                                                           // Z flag
          ALU FLAGS[2] = carry out;
                                                                           // C flag
          // Overflow flag for addition and subtraction only
          overflow = ((A[7] == B[7]) && (ALU_RESULT[7] != A[7]));
          ALU_FLAGS[0] = (ALU_op == 3'b000 || ALU_op == 3'b001) ? overflow : 1'b0;
      end
 endmodule
```

Simulation on quartus






Figure: Schematic của bộ ALU trước khi synthesis




Figure: Waveform của bộ ALU trước khi synthesis

### **EXPERIMENT 2**: Implement 8x8 Register File

#### **EXPERIMENT 2**

Objective: Implement an 8 × 8 Register File.

#### Requirements:

- > According to the existing block diagram, write HDL code to implement the system and show waveforms to prove that your design works correctly, using the testbench proposed by students.
  - > Propose a suitable transistor-level circuit for this Register File.
- > Run transient simulations and display waveforms to demonstrate that the system operates correctly, utilizing the previous testbench for the HDL code.
  - > Define the clock frequency and maximum frequency of your design.

#### **HDL CODE:**

```
input logic [2:0] rd_addr2, // second address
  input logic [2:0] wrt_dest,
                                // Address to be written
  input logic [7:0] wrt_data,
                                 // Data to be written
  input logic
                              // Write en signal
                 wrt_en,
  output logic [7:0] rd_data1,
                                 // read data first address
  output logic [7:0] rd_data2
                                  // read data second address
);
  logic [7:0] registers [7:0];
  // Read process
  assign rd_data1 = registers[rd_addr1];
  assign rd_data2 = registers[rd_addr2];
  // Write process
  always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
      for (int i = 0; i < 8; i++) begin
         registers[i] <= 8'b0;
      end
    end else if (wrt_en) begin
      registers[wrt_dest] <= wrt_data;
    end
  end
```

Endmodule

```
⊟module register file (
     input logic
                          clk,
                                         // clock
                                       // Clock
// reset
// first address
// second addres:
                    rst n,
     input logic
     input logic [2:0] rd_addr1,
     input logic [2:0] rd_addr2,
input logic [2:0] wrt_dest,
                                         // second address
                                          // Address to be written
     input logic [7:0] wrt_data,
                                          // Data to be written
                          wrt en,
                                          // Write en signal
     input logic
     output logic [7:0] rd_data1,
                                          // read data first address
     output logic [7:0] rd data2
                                          // read data second address
 );
     logic [7:0] registers [7:0];
     // Read process
     assign rd data1 = registers[rd addr1];
     assign rd data2 = registers[rd addr2];
     // Write process
     always ff @(posedge clk or negedge rst n) begin
if (!rst n) begin
              for (int i = 0; i < 8; i++) begin
registers[i] <= 8'b0;</pre>
              end
         end else if (wrt en) begin
             registers[wrt dest] <= wrt data;
         end
     end
 endmodule
```

```
∃module top level (
                         clk,
     input logic
                                     // Clock
     input logic
                                     // active low reset
                         rst n,
     input logic [2:0]
                         wrt dest,
                                     // Write address
     input logic [7:0]
                                     // Data to write
                         wrt data,
     input logic
                                     // write enable
                         wrt en,
     input logic [2:0]
                         rd addr1,
                                     // Read address 1
     input logic [2:0]
                         rd addr2,
                                     // Read address 2
     output logic [7:0]
                         rd data1,
                                     // Read data 1
     output logic [7:0]
                         rd data2
                                     // Read data 2
     register file u register file (
         .clk(clk),
         .rst n(rst n),
         .rd addr1(rd addr1),
         .rd addr2(rd addr2),
         .wrt dest(wrt dest),
         .wrt data(wrt data),
         .wrt en(wrt en),
         .rd data1(rd data1),
         .rd data2(rd data2)
     );
 endmodule
```