

ICTC - Khóa BASIC IC DESIGN



BÀI TẬP LỚN MÔN IC -DESIGN

GVHD: Anh Trần Hồng Ân

LAB1:TIMER-IP

STT	Họ và tên	MSSV
1	Lê Duy Thức	2112416

WORK DIRECTORY : /ictc/student-data/duythuc/FINAL_project/final

Lớp: IC8

Số thứ tự nhóm: N/A

STT	Họ và tên	MSSV	Nhiệm vụ	Hoàn thành
1	Lê Duy Thúc	2112416	Spec, check_list, RTL, testbench coverage testcase, debug	100%

SPECIFICATION

1. Overview

Final Project Requirement

- Timer is an essential module for every chip.
- This is used to generate accurate timing interval or controlling the timing of various operations within the circuit. Timer can be used in various application: pulse generation, delay generation, event generation, PWM generation, Interrupt generation
- In this project, a timer module is customized from CLINT module of industrial RISC-V architecture. It is used to generate interrupt based on user settings.
- The spec of CLINT can be referred at:
<https://chromitem-soc.readthedocs.io/en/latest/clint.html>

2. Functional Requirements

2.1 General Features

- 64-bit count-up timer.
- APB Slave interface for register configuration. **32bit trans**
- Address space: 4KB (0x4000_1000 – 0x4000_1FFF).
- System clock frequency: **200 MHz**.
- Active low asynchronous reset (`sys_rst_n`).

2.2 Counting Modes

- **Default mode:** The counter increments based on the system clock.
- **Control mode:** Counter speed can be adjusted using a divisor value (`div_val`) when the control mode is enabled (`div_en`).
(TCR.div_en == 1) - TCR [1]
(TCR.div_val == n) - TCR [11:8]
- **Halted mode:** The timer can be halted in debug mode. The halt is triggered when `debug_mode` is high and a halt request (THCSR.halt_req) is asserted. The timer resumes when the halt request is cleared.

(Debug_mode == 1)

(THCSR.halt_req == 1) - THCSR [0]

- **Error handling mode:** In control mode, changes to the divisor settings (`div_val`) while the timer is running results in an error response.

(TCR.div_val changed while running)

(TCR.div_en changed while running)

(TCR.div_val loaded with invalid input)

- **Byte access:** The bus supports byte access to the individual registers. ????

- **Wait states:** A 1-cycle wait state can be inserted during APB transactions to improve timing.

2.3 Timer Interrupt

- Interrupt generation: An interrupt ('tim_int') is triggered when the counter matches the compare value ('TCMP0' and 'TCMP1').
- Interrupt can be enabled or disabled via the 'TIER' register.
(TIER [0]==1)
- Interrupt status can be cleared by writing to the 'TISR.int_st' bit.
(TISR [0]==1)

3. Design Details

3.1 APB Slave Interface

The Timer IP communicates with an external master device via the APB interface. The APB interface includes the following signals:

- tim_psel: Select signal for the timer.
- tim_pwrite: Write enable signal.
- tim_penable: APB enable signal.
- tim_paddr: 32-bit address bus.
- tim_pwdata: 32-bit write data bus.
- tim_prdata: 32-bit read data bus.
- tim_pready: Ready signal indicating the transfer is complete.
- tim_pslverr: Error response signal.

3.2 Register Set

REGISTER SUMMARY		
Base address: 0x4000_1000		
Offset	Abbreviation	Register name
0x00	TCR	Timer Control Register
0x04	TDR0	Timer Data Register 0
0x08	TDR1	Timer Data Register 1
0x0C	TCMP0	Timer Compare Register 0
0x10	TCMP1	Timer Compare Register 1
0x14	TIER	Timer Interrupt Enable Register
0x18	TISR	Timer Interrupt Status Register
0x1C	THCSR	Timer Halt Control Status Register
Others	Reserved	

3.3 Timer Control Register (TCR)

Bit	Name	Type	Default value	Description
31:12	Reserved	-	20'h0	Reserved
11:8	div_val	RW	4'b0001	Counter control mode setting: <ul style="list-style-type: none"> 4'b0000: Counting speed is not divided 4'b0001: Counting speed is divided by 2 (default) 4'b0010: Counting speed is divided by 4 4'b0011: Counting speed is divided by 8 4'b0100: Counting speed is divided by 16 4'b0101: Counting speed is divided by 32 4'b0110: Counting speed is divided by 64 4'b0111: Counting speed is divided by 128 4'b1000: Counting speed is divided by 256 Others: reserved, (*)prohibit settings. When setting the prohibit value, div_val is not changed. Note: user must not change div_en while timer_en is High (*) add hardware logic to ensure div_val is prohibited to change when timer_en is High. Access is error response in this case. (*)access is "error response" when setting prohibit value to div_val (*)): advanced level
7:2	Reserved	RO	6'b0	Reserved
1	div_en	RW	1'b0	Counter control mode enable. <ul style="list-style-type: none"> 0: Disabled. Counter counts with normal speed based on system clock 1: Enabled. The counting speed of counter is controlled based on div_val Note: user must not change div_en while timer_en is High (*) add hardware logic to ensure div_en is prohibited to change when timer_en is High. Access is error response in this case.
0	timer_en	RW	1'b0	Timer enable <ul style="list-style-type: none"> 0: Disabled. Counter does not count. 1: Enabled. Counter starts counting. (*) timer_en changes from H->L will initialize the TDR0/1 to their initial value

3.4 Timer Data Registers (TDR0/TDR1)

These registers store the 64-bit counter value.

- TDR0: Lower 32 bits of the 64-bit counter.

Bit	Name	Type	Default value	Description
31:0	TDR0	RW	32'h0000_0000	Lower 32-bit of 64-bit counter. [Advanced level]: value of this register is cleared to initial value when timer_en changes from H->L.

- TDR1: Upper 32 bits of the 64-bit counter.

Bit	Name	Type	Default value	Description
31:0	TDR1	RW	32'h0000_0000	Upper 32-bit of 64-bit counter. [Advanced level]: value of this register is cleared to initial value when timer_en changes from H->L.

3.5 Timer Compare Registers (TCMP0/TCMP1)

These registers hold the 64-bit compare value. When the counter reaches this value, an interrupt is generated.

- TCMP0: Lower 32 bits of the compare value.

Bit	Name	Type	Default value	Description
31:0	TCMP0	RW	32'hFFFF_FFFF	Lower 32-bit of 64-bit compare value. Interrupt is asserted when counter value is equal to compare value.

- TCMP1: Upper 32 bits of the compare value.

Bit	Name	Type	Default value	Description
31:0	TCMP1	RW	32'hFFFF_FFFF	Upper 32-bit of 64-bit compare value. Interrupt is asserted when counter value is equal to compare value.

3.6 Timer Interrupt Enable Register (TIER)

This register controls whether the timer interrupt is enabled.

Bit	Name	Type	Default value	Description
31:1	Reserved	RO	31'h0	Reserved
0	int_st	RW1C	1'b0	<p>Timer interrupt trigger condition status bit (interrupt pending bit)</p> <p>0: the interrupt trigger condition does not occur. 1: the interrupt trigger condition occurred.</p> <p>Write 1 when this bit is 1 to clear it Write 0 when this bit is 1 has no effect Write to this bit when it is 0 has no effect.</p> <p>Note: When interrupt trigger condition occurred (counter reached compare value), counter continues to count normally.</p>

3.7 Timer Interrupt Status Register (TISR)

This register indicates whether an interrupt has occurred. It must be cleared by software after the interrupt is handled.

Bit	Name	Type	Default value	Description
31:1	Reserved	RO	31'h0	Reserved
0	int_st	RW1C	1'b0	<p>Timer interrupt trigger condition status bit (interrupt pending bit)</p> <p>0: the interrupt trigger condition does not occur. 1: the interrupt trigger condition occurred.</p> <p>Write 1 when this bit is 1 to clear it Write 0 when this bit is 1 has no effect Write to this bit when it is 0 has no effect.</p> <p>Note: When interrupt trigger condition occurred (counter reached compare value), counter continues to count normally.</p>

3.8 Timer Halt Control Status Register (THCSR)

This register controls the halt mode operation of the timer.

Bit	Name	Type	Default value	Description
31:2	Reserved	RO	30'h0	Reserved
1	halt_ack	RO	1'b0	<p>[Standard level] This bit is reserved bit</p> <p>[Advanced level] Timer halt acknowledge 0: timer is NOT halted 1: timer is halted</p> <p>Timer accepts the halt request only in debug mode, indicates by debug_mode input signal</p>
0	halt_req	RW	1'b0	<p>[Standard level] This bit is normal R/W but has no function related.</p> <p>[Advanced level] Timer halt request 0: no halt req. 1: timer is requested to halt.</p>

4. Signal List

Top module : timer_top

Signal name	Width	Direction	Description	Type
Sys_clk	1	input	System clk	wire
Sys_rst_n	1	input	Reset sig	wire
Tim_psel	1	input	APB select signal for time	wire
tim_pwrite	1	input	APB write enable sig	wire
Tim_penable	1	input	APB enable sig	wire
Tim_addr	32	input	APB address bus for reg select	wire
Tim_pwdata	32	input	APB write data bus	wire
Tim_prdata	32	output	APB read data bus	wire
Tim_pready	1	output	APB ready sig	wire
Tim_pslverr	1	output	APB error sig	wire
Tim_int	1	output	Time interrupt sig	wire
Dbg_mode	1	output	Debug dev mode	wire

Module timer_ctrl

Signal name	Width	Direction	Description	Type
Sys_clk	1	input	System clk	wire
Sys_rst_n	1	input	Reset sig	wire
Timer_en	1	input	Timer enable sig	wire
Div_en	1	input	Division enable sig	wire
Div_val	4	input	Division val sig	wire
Tcmp	64	input	Timer data reg	wire
Halt_req	1	input	Halt sig	wire
Int_en	1	input	Interrupt enable sig	wire
Dbg_mode	1	input	Dev mode enable sig	wire
tdr	64	output	Timer data reg	reg
Halt_ack	1	output	Halt acknowledge sig	reg
Int_st	1	output	Interrupt status sig	reg
Tim_int	1	output	Timer interrupt sig	reg

Module APB

Signal name	Width	Direction	Description	Type
Sys_clk	1	input	System clk	wire
Sys_rst_n	1	input	Reset sig	wire
Tim_psel	1	input	Timer enable sig	wire
Tim_pwrite	1	input		wire
Tim_penable	1	input		wire
Tim_paddr	32	input		wire
Tim_pwdata	32	input		wire
Tim_prdata	32	input		wire
Halt_ack	1	input		wire
Int_st	1	input		wire
Tim_prdata	32	output		reg
Tim_pready	1	output		reg
Tim_pslverr	1	output		reg
Timer_en	1	output		reg
Div_en	1	output		reg
Div_val	4	output		reg
Tdr	64	output		reg
Tcmp	64	output		reg
Halt_req	1	output		reg
Int_en	1	output		reg

Design note

DESIGN NOTE

1. div_val[3:0]:

- standard level: nếu ghi vào giá trị prohibit thì ko thay đổi được div_val[3:0], các bit khác vẫn ghi đc bình thường.
- advanced level: nếu ghi vào giá trị prohibit thì error response, toàn bộ data không được ghi vào register, kể cả các bit khác.

2. timer_en H->L

- standard level: cnt giữ nguyên, tb phải clear counter
- advanced: cnt bị clear bởi hardware

3. change div_val[3:0], div_en khi timer_en is H:

- standard: tb ko đc change
- advanced: protect by hardware and error response

DESIGN NOTE

4. interrupt.


- interrupt pending (trigger condition): khi cnt = cmp
- interrupt status set: khi interrupt pending
- interrupt status clear: khi write 1 vào int_st
- interrupt output set: khi interrupt pending & interrupt is enable (int_en = 1)
- interrupt output clear: khi write 1 vào int_st hoặc disable interrupt

5. addr bit-width

- không phải lấy 32 bit address mà chỉ lấy số bit đủ để chứa address space thôi (cách tính như ss1)


BLOCK DIAGRAMS

BLOCK DIAGRAM




78

TCR




79


INTERRUPT




COUNT_CONTROL




CNT



WAVEFORM diagrams



RTL code



The screenshot shows a file explorer window with the path `/ictc/student-data/duythuc/FINAL_project/final/rtl/`. It contains a table listing several Verilog source code files.

Name	Size	Type	Date Modified
apb.v	351 bytes	Verilog source code	Today
counter.v	1.5 KiB	Verilog source code	Monday
counter_control.v	2.6 KiB	Verilog source code	Today
interrupt.v	1.4 KiB	Verilog source code	Today
register.v	5.4 KiB	Verilog source code	Monday
timer_top.v	2.2 KiB	Verilog source code	Monday

Work folder with module list

```
module apb (  
    input wire sys_clk,  
    input wire sys_rst_n,  
    input wire psel,  
    input wire pwrite,  
    input wire penable,  
    input wire [11:0] paddr,  
    input wire [31:0] pdata,  
    output wire pready,  
    output wire wr_en,  
    output wire rd_en  
);  
  
assign pready = 1;  
  
assign wr_en = penable && psel && pwrite;  
assign rd_en = penable && psel && !pwrite;  
endmodule
```

APB module

```

module counter(
    input  wire sys_clk,//
    input  wire sys_rst_n,//
    input  wire cnt_en,//
    input  wire tdr0_wr_en,//
    input  wire tdr1_wr_en,//
    input  wire [31:0] tdr0,//
    input  wire [31:0] tdr1,//

    output reg [63:0] cnt_val//
);

reg tmp_tdr0_wr_en;
reg tmp_tdr1_wr_en;

always @(posedge sys_clk or negedge sys_rst_n) begin
    if(!sys_rst_n) begin
        tmp_tdr0_wr_en <= 1'b0;
        tmp_tdr1_wr_en <= 1'b0;
    end else begin
        tmp_tdr0_wr_en <= tdr0_wr_en;
        tmp_tdr1_wr_en <= tdr1_wr_en;
    end
end

always @(posedge sys_clk or negedge sys_rst_n) begin
    if(!sys_rst_n ) begin
        cnt_val <= 64'b0;
    end else if (tdr0_wr_en) begin
        cnt_val[31:0] <= tdr0;
    end else if (tdr1_wr_en) begin
        cnt_val[63:32] <= tdr1;
    end else if(cnt_en) begin
        cnt_val <= cnt_val + 64'b1;
    end else begin
        cnt_val <= {tdr1,tdr0};
    end
end

endmodule

```

Counter module


```

1 module counter_control(
2     input wire    sys_clk,//
3     input wire    sys_rst_n,//
4     input wire    div_en,//
5     input wire    [3:0] div_val,//
6     input wire    timer_en,//
7
8     output wire    cnt_en
9 );
10 reg [8:0] div_limit;
11 reg [7:0] int_cnt; //internal counter
12
13 always @(*) begin
14     if(timer_en && div_en )begin
15         case(div_val)
16             4'b0000: div_limit = 32'd1;
17             4'b0001: div_limit = 32'd2;
18             4'b0010: div_limit = 32'd4;
19             4'b0011: div_limit = 32'd8;
20             4'b0100: div_limit = 32'd16;
21             4'b0101: div_limit = 32'd32;
22             4'b0110: div_limit = 32'd64;
23             4'b0111: div_limit = 32'd128;
24             4'b1000: div_limit = 32'd256;
25             default : div_limit = div_limit;
26         endcase
27     end else if (timer_en && !div_en) begin
28         div_limit = 32'd1;
29     end else begin
30         div_limit = 32'd1;
31     end
32 end
33
34 assign cnt_en = (((timer_en && div_en &&(div_val == 4'b0000)) || (timer_en && !div_en) || (timer_en && div_en && (int_cnt == div_limit -1'd1))));
35
36 wire int_cnt_cond;
37 wire [7:0] int_cnt_pre ; // internal counter memory
38 wire int_cnt_rst;
39
40     assign int_cnt_cond = (div_en & timer_en & (div_val != 4'b0000));
41     assign int_cnt_pre = int_cnt_cond ? (int_cnt + 1'b1) : int_cnt;
42     assign int_cnt_rst = ((!timer_en) | (!div_en) | (int_cnt == (div_limit -1'd1)));
43
44 always @(posedge sys_clk or negedge sys_rst_n) begin
45     if(!sys_rst_n) begin
46         int_cnt <= 8'b0;
47     end else begin
48         if(int_cnt_rst)
49             int_cnt<=8'b0;
50         else
51             int_cnt<= int_cnt_pre;
52     end
53 end
54 endmodule
55

```

Counter control module

```

module interrupt(
    input  wire    sys_clk, //
    input  wire    sys_rst_n, //
    input  wire    int_en, //
    input  wire    int_st_clr, //
    input  wire    int_st_set, //
    input  wire    int_st, //

    output reg     tim_int //
);
reg tmp_int_st_clr;
always @(posedge sys_clk or negedge sys_rst_n) begin
    if(!sys_rst_n) begin
        tmp_int_st_clr <= 1'b0;
    end else begin
        tmp_int_st_clr <= int_st_clr;
    end
end

always @(*) begin
    if(!sys_rst_n) begin
        tim_int <= 1'b0;
    end else if (!int_en) begin
        tim_int <= 1'b0;
    end else if (tmp_int_st_clr) begin
        tim_int <= 1'b0;
    end else if (int_st) begin
        tim_int <= 1;
    end else begin
        tim_int <= tim_int;
    end
end
endmodule

```

Interrupt module

```

1 module register(
2     //apb
3     input wire    sys_clk,//
4     input wire    sys_rst_n,//
5     input wire    [11:0] paddr,//
6     input wire    [31:0] pwrdata,//
7     //
8     input wire    psel,
9     //
10    input wire    pwrite,
11    //
12    input wire    penable,
13    //
14    input wire    wr_en,//
15    input wire    rd_en,//
16    input wire    [3:0] pstrb,//
17    output wire    [31:0] prdata,
18    //counter control interface
19    input wire    [63:0] cnt_val,
20    output reg    div_en,
21    output reg    timer_en,
22    output reg    [3:0] div_val,
23    //
24    output wire    [63:0] cnt_val,
25    //interrupt interface
26    output reg    int_st,
27    output wire    int_st_set,
28    output wire    int_st_clr,
29    output reg    int_en,
30    //counter
31    output wire    tdr0_wr_en,
32    output wire    tdr1_wr_en,
33    output reg    [31:0] TDR0,
34    output reg    [31:0] TDR1
35    //
36    output reg    [31:0] TCMP0,
37    output reg    [31:0] TCMP1
38    //
39    );
40 assign pready = 1;
41 assign pslverr = 0;
42 //assign pstrb = 3'h000;
43
44 parameter ADDR_TCR = 12'h000;

```

Register module.1

```

40 parameter ADDR_TDR0      = 12'h004;
41 parameter ADDR_TDR1      = 12'h008;
42 parameter ADDR_TCMP0     = 12'h00C;
43 parameter ADDR_TCMP1     = 12'h010;
44 parameter ADDR_TIER       = 12'h014;
45 parameter ADDR_TISR       = 12'h018;
46 parameter ADDR_THCSR     = 12'h01C;
47
48 initial begin
49 timer_en = 1'b0;
50 div_val = 4'b0001;
51 div_en = 1'b0;
52 end
53
54 wire [31:0] TCR,TIER,THCSR,TISR;
55
56 //=====TCR =====//
57 wire timer_en_pre, div_en_pre;
58 wire [3:0] div_val_pre;
59
60 assign timer_en_pre = (wr_en & (paddr == ADDR_TCR)) ? pwrdata [0] : timer_en;
61 assign div_en_pre   = (wr_en & (paddr == ADDR_TCR)) ? pwrdata [1] : div_en;
62 assign div_val_pre  = (wr_en & (paddr == ADDR_TCR) & (pwrdata [11:8] < 4'b1001)) ? pwrdata [11:8] : div_val;
63
64 always @(posedge sys_clk or negedge sys_rst_n) begin
65     if(!sys_rst_n) begin
66         timer_en <= 1'b0;
67         div_en <= 1'b0;
68         div_val <= 4'b0001;
69     end else begin
70         timer_en <= timer_en_pre;
71         div_en <= div_en_pre;
72         div_val <= div_val_pre;
73     end
74 end
75
76
77 assign TCR = {20'h0, div_val, 6'h0,div_en,timer_en};
78

```

Register module.2

```

79 //memory
80 reg tmp_timer_en,tmp_div_en,tmp_div_val;
81
82
83 always @(posedge sys_clk or negedge sys_rst_n) begin
84     if(!sys_rst_n) begin
85         tmp_timer_en <= 1'b0;
86         tmp_div_en <= 1'b0;
87         tmp_div_val <= 4'b0001;
88     end else begin
89         tmp_timer_en <= timer_en;
90         tmp_div_en <= div_en;
91         tmp_div_val <= div_val;
92     end
93 end
94
95 //===== TDR0 =====
96 wire [31:0] pwdata_cnt0_pre;
97 wire [31:0] pwdata_cnt1_pre;
98 reg tmp_tdr0_wr_en;
99 reg [31:0] tmp_pwdata;
100
101 assign tdr0_wr_en = (wr_en & (paddr == ADDR_TDR0));
102 /*
103 always @(posedge sys_clk or negedge sys_rst_n) begin
104     if(!sys_rst_n) begin
105         tmp_tdr0_wr_en <=0;
106         tmp_pwdata <=0;
107     end else begin
108         tmp_pwdata <= pwdata;
109         tmp_tdr0_wr_en <= tdr0_wr_en;
110     end
111 end
112 */
113 assign pwdata_cnt0_pre = (tdr0_wr_en) ? pwdata[31:0] : cnt_val[31:0];
114
115 always @(*) begin
116     if(!sys_rst_n) begin
117         TDR0 = 0;

```

Register module.3


```

118         end else begin
119             TDR0 = pldata_cnt0_pre;
120         end
121     end
122
123 //===== TDR1 =====/
124 reg tmp_tdr1_wr_en;
125 assign tdr1_wr_en = (wr_en & (paddr == ADDR_TDR1));
126 /*
127 always @(posedge sys_clk or negedge sys_rst_n) begin
128     if (!sys_rst_n) begin
129         tmp_tdr1_wr_en <= 1'b0;
130     end else begin
131         tmp_tdr1_wr_en <= tdr1_wr_en;
132     end
133 end
134 */
135 assign pldata_cnt1_pre = (tdr1_wr_en) ? pldata [31:0] : cnt_val [63:32];
136
137 always @(*) begin
138     if (!sys_rst_n) begin
139         TDR1 = 32'h0;
140     end else begin
141         TDR1 = pldata_cnt1_pre;
142     end
143 end
144 end
145
146 //===== TCMP0 - TCMP1 =====/
147
148 wire [31:0] tcmp0_prev;
149 wire [31:0] tcmp1_prev;
150 reg [31:0] TCMP0;
151 reg [31:0] TCMP1;
152
153 assign tcmp0_prev [31:0] = (wr_en & (paddr == ADDR_TCMP0)) ? pldata [31:0] : TCMP0[31:0];
154 assign tcmp1_prev [31:0] = (wr_en & (paddr == ADDR_TCMP1)) ? pldata [31:0] : TCMP1[31:0];
155
156

```

Register module.4

```

157 always @(posedge sys_clk or negedge sys_rst_n) begin
158     if(!sys_rst_n) begin
159         TCMP0 <= 32'hFFFF_FFFF;
160         TCMP1 <= 32'hFFFF_FFFF;
161     end else begin
162         TCMP0 <= tcmp0_prev;
163         TCMP1 <= tcmp1_prev;
164     end
165 end
166
167 // ===== TIER =====//
168 wire int_en_pre;
169 assign int_en_pre = (wr_en & (paddr == ADDR_TIER)) ? pwrdata[0] : int_en;
170
171 always @(posedge sys_clk or negedge sys_rst_n) begin
172     if (!sys_rst_n) begin
173         int_en <= 1'b0;
174     end else begin
175         int_en <= int_en_pre;
176     end
177 end
178
179 assign TIER = {31'h0,int_en};
180
181 //===== TISR =====//
182 wire int_st_pre;
183 wire [63:0] counter;
184 wire [63:0] compare;
185
186 assign counter = {TDR1,TDR0};
187 assign compare = {TCMP1,TCMP0};
188
189 assign int_st_clr = ((wr_en & (paddr == ADDR_TISR)) & (pwrdata[0]==1'b1));
190 assign int_st_set = (counter == compare);
191 assign int_st_pre = (int_st_clr & int_st) ? 1'b0 : (int_st_set ? 1'b1 : int_st);
192
193 always @(posedge sys_clk or negedge sys_rst_n) begin
194     if(!sys_rst_n) begin
195         int_st <= 0;

```

Register module.5

```

196     end else begin
197         int_st<= int_st_pre;
198     end
199 end
200
201 assign TISR = {31'h0, int_st};
202
203 //===== THCSR =====//
204 wire halt_req_pre;
205 reg halt_req;
206 assign halt_req_pre = (wr_en &(paddr == ADDR_THCSR)) ? pwrdata [0] : halt_req;
207 always @(posedge sys_clk or negedge sys_rst_n) begin
208     if (!sys_rst_n) begin
209         halt_req <= 1'b0;
210     end else begin
211         halt_req <= halt_req_pre;
212     end
213 end
214
215 assign THCSR = {31'h0, halt_req};
216
217 //===== READ =====//
218 reg [31:0] rd;
219 assign prdata = rd;
220 always @(*) begin
221     if (rd_en) begin
222         case (paddr)
223             ADDR_TCR :      rd = TCR;
224             ADDR_TDR0 :    rd = TDR0;
225             ADDR_TDR1 :    rd = TDR1;
226             ADDR_TCMP0 :   rd = TCMP0;
227             ADDR_TCMP1 :   rd = TCMP1;
228             ADDR_TIER :    rd = TIER;
229             ADDR_TISR :    rd = TISR;
230             ADDR_THCSR :   rd = THCSR;
231             default rd = 32'h0;
232         endcase
233     end else begin
234         rd = 32'h0;
235     end
236 end
237
238 endmodule
239

```

Register module.6

VERIFICATION

CHECK LIST :

[https://docs.google.com/spreadsheets/d/1eWd2OWbPPiDY-ZPL8ft7e0dhWcnSQxPl/edit?usp=drive link&ouid=100313224507677416115&rtpof=true&sd=true](https://docs.google.com/spreadsheets/d/1eWd2OWbPPiDY-ZPL8ft7e0dhWcnSQxPl/edit?usp=drive_link&ouid=100313224507677416115&rtpof=true&sd=true)


OVERALL POINT :

[https://docs.google.com/spreadsheets/d/1w1LRGGeeL9DDijFJcNTZcvBHxJluU6Bs6mi8y-xhDU8/edit?usp=drive link](https://docs.google.com/spreadsheets/d/1w1LRGGeeL9DDijFJcNTZcvBHxJluU6Bs6mi8y-xhDU8/edit?usp=drive_link)

RESULT :

PAT_NAME	RUN_DATE	RESULT
reg_init_chk	19:57:15 Oct 14 2024	PASSED
reg_rw_chk	19:57:16 Oct 14 2024	PASSED
reg_reserved_chk	19:57:16 Oct 14 2024	PASSED
reg_lhot_chk	19:57:17 Oct 14 2024	PASSED
cnt_ctrl_chk	19:57:25 Oct 14 2024	PASSED
apb_multiple_access	19:57:26 Oct 14 2024	PASSED
apb_unaligned_chk	19:57:26 Oct 14 2024	PASSED
cnt_counting_chk	19:57:27 Oct 14 2024	PASSED
interrupt_chk	19:57:28 Oct 14 2024	PASSED
apb_protocol_chk	19:57:29 Oct 14 2024	PASSED
TOTAL/PASSED/REMAIN: 10/10/0		

Golden model 10/10 PASSED



98% total coverage

Statements	348	348	0	100.00%
Toggles	240	148	92	61.66%

Total Coverage By Instance (filtered view): 91.01%

91% summary coverage report

```
coverage exclude -scope /test_bench/ut/register_uart -togglenode {TCR[2]} {TCR[3]} {TCR[4]} {TCR[5]} {TCR[6]} {TCR[7]} {TCR[12]} {TCR[13]} {TCR[14]} {TCR[15]} -comment {reserved bits}
coverage exclude -scope /test_bench/ut/register_uart -togglenode {TCR[16]} {TCR[17]} {TCR[18]} {TCR[19]} {TCR[20]} {TCR[21]} {TCR[22]} {TCR[23]} {TCR[24]} {TCR[25]} -comment {reserved bits}
coverage exclude -scope /test_bench/ut/register_uart -togglenode {TCR[26]} {TCR[27]} {TCR[28]} {TCR[29]} {TCR[30]} {TCR[31]} {THCSR[1]} {THCSR[2]} {THCSR[3]} {THCSR[4]} {THCSR[5]} {THCSR[6]} {THCSR[7]} {THCSR[8]} {THCSR[9]} {THCSR[10]} -comment {reserved bits}
coverage exclude -scope /test_bench/ut/register_uart -togglenode {THCSR[11]} {THCSR[12]} {THCSR[13]} {THCSR[14]} {THCSR[15]} {THCSR[16]} {THCSR[17]} {THCSR[18]} {THCSR[19]} {THCSR[20]} -comment {reserved bit
s}
coverage exclude -scope /test_bench/ut/register_uart -togglenode {THCSR[21]} {THCSR[22]} {THCSR[23]} {THCSR[24]} {THCSR[25]} {THCSR[26]} {THCSR[27]} {THCSR[28]} {THCSR[29]} {THCSR[30]} -comment {reserved bit
s}
coverage exclude -scope /test_bench/ut/register_uart -togglenode {THCSR[31]} {TIER[1]} {TIER[2]} {TIER[3]} {TIER[4]} {TIER[5]} {TIER[6]} {TIER[7]} {TIER[8]} {TIER[9]} {TIER[10]} -comment {reserved bits}
coverage exclude -scope /test_bench/ut/register_uart -togglenode {TIER[11]} {TIER[12]} {TIER[13]} {TIER[14]} {TIER[15]} {TIER[16]} {TIER[17]} {TIER[18]} {TIER[19]} {TIER[20]} -comment {reserved bits}
coverage exclude -scope /test_bench/ut/register_uart -togglenode {TIER[21]} {TIER[22]} {TIER[23]} {TIER[24]} {TIER[25]} {TIER[26]} {TIER[27]} {TIER[28]} {TIER[29]} {TIER[30]} -comment {reserved bits}
coverage exclude -scope /test_bench/ut/register_uart -togglenode {TIER[31]} {TISR[1]} {TISR[2]} {TISR[3]} {TISR[4]} {TISR[5]} {TISR[6]} {TISR[7]} {TISR[8]} {TISR[9]} {TISR[10]} -comment {reserved bits}
coverage exclude -scope /test_bench/ut/register_uart -togglenode {TISR[11]} {TISR[12]} {TISR[13]} {TISR[14]} {TISR[15]} {TISR[16]} {TISR[17]} {TISR[18]} {TISR[19]} {TISR[20]} -comment {reserved bits}
coverage exclude -scope /test_bench/ut/register_uart -togglenode {TISR[21]} {TISR[22]} {TISR[23]} {TISR[24]} {TISR[25]} {TISR[26]} {TISR[27]} {TISR[28]} {TISR[29]} {TISR[30]} -comment {reserved bits}
coverage exclude -scope /test_bench/ut/register_uart -togglenode {TISR[31]} -comment {reserved bits}
coverage exclude -scope /test_bench/ut/register_uart -togglenode {tmp_pwdata[0]} {tmp_pwdata[1]} {tmp_pwdata[2]} {tmp_pwdata[3]} {tmp_pwdata[4]} {tmp_pwdata[5]} {tmp_pwdata[6]} {tmp_pwdata[7]} {tmp_pwdata[8]}
{tmp_pwdata[9]} -comment {register no longer driven but not deleted or mem register or temp register}
coverage exclude -scope /test_bench/ut/register_uart -togglenode {tmp_pwdata[10]} {tmp_pwdata[11]} {tmp_pwdata[12]} {tmp_pwdata[13]} {tmp_pwdata[14]} {tmp_pwdata[15]} {tmp_pwdata[16]} {tmp_p
wdata[17]} {tmp_pwdata[18]} -comment {register no longer driven but not deleted or mem register or temp register}
coverage exclude -scope /test_bench/ut/register_uart -togglenode {tmp_pwdata[20]} {tmp_pwdata[21]} {tmp_pwdata[22]} {tmp_pwdata[23]} {tmp_pwdata[24]} {tmp_pwdata[25]} {tmp_pwdata[26]} {tmp_pwdata[27]} {tmp_p
wdata[28]} {tmp_pwdata[29]} -comment {register no longer driven but not deleted or mem register or temp register}
coverage exclude -scope /test_bench/ut/register_uart -togglenode {tmp_pwdata[30]} {tmp_pwdata[31]} -comment {register no longer driven but not deleted or mem register or temp register}
coverage exclude -scope /test_bench/ut/register_uart -togglenode tmp_tdr0 wr_en tmp_tdr1 wr_en -comment {register no longer driven but not deleted or mem register or temp register}
coverage exclude -scope /test_bench/ut/counter_control_uart -togglenode {div_limit[5]} {div_limit[6]} -comment {div_limit can't be all covered due to div_val <9}
```

Exclude.doc