ICTC - Khóa BASIC IC DESIGN



BÀI TẬP LỚN MÔN IC -DESIGN

GVHD: Anh Trần Hồng Ân

LAB1:TIMER-IP

STT	Họ và tên	MSSV
1	Lê Duy Thức	2112416

WORK DIRECTORY: /ictc/student-data/duythuc/FINAL_project/final

Lớp: IC8 Số thứ tự nhóm: N/A

STT	Họ và tên	MSSV	Nhiệm vụ	Hoàn thành
1	Lê Duy Thức	2112416	Spec, check_list,	100%
			RTL, testbench	
			coverage testcase,	
			debug	

SPECIFICATION

1. Overview

Final Project Requirement

- Timer is an essential module for every chip.
- This is used to generate accurate timing interval or controlling the timing of various operations within the circuit. Timer can be used in various application: pulse generation, delay generation, event generation, PWM generation, Interrupt generation
- In this project, a timer module is customized from CLINT module of industrial RISC-V architecture. It is used to generate interrupt based on user settings.
- The spec of CLINT can be referred at: https://chromitem-soc.readthedocs.io/en/latest/clint.html

2. Functional Requirements

2.1 General Features

- 64-bit count-up timer.
- APB Slave interface for register configuration. 32bit trans
- Address space: 4KB (0x4000_1000 0x4000_1FFF).
- System clock frequency: 200 MHz.
- Active low asynchronous reset ('sys rst n').

2.2 Counting Modes

- **Default mode:** The counter increments based on the system clock.
- **Control mode:** Counter speed can be adjusted using a divisor value ('div val') when the control mode is enabled ('div en').

```
(TCR.div_en == 1) - TCR [1]

(TCR.div_val == n) - TCR [11:8]
```

- Halted mode: The timer can be halted in debug mode. The halt is triggered when 'debug_mode' is high and a halt request ('THCSR.halt_req') is asserted. The timer resumes when the halt request is cleared.

```
(Debug_mode ==1)

(THCSR.halt req ==1) - THCSR [0]
```

- **Error handling mode**: In control mode, changes to the divisor settings ('div_val') while the timer is running results in an error response.

```
(TCR.div_val changed while running)
(TCR.div_en changed while running)
(TCR.div_val loaded with invalid input)
```

- **Byte access**: The bus supports byte access to the individual registers. ????
- Wait states: A 1-cycle wait state can be inserted during APB transactions to improve timing.

2.3 Timer Interrupt

- Interrupt generation: An interrupt ('tim_int') is triggered when the counter matches the compare value ('TCMP0' and 'TCMP1').
- Interrupt can be enabled or disabled via the `TIER` register. (TIER [0]==1)
- Interrupt status can be cleared by writing to the `TISR.int_st` bit. (TISR [0]==1)

3. Design Details

3.1 APB Slave Interface

The Timer IP communicates with an external master device via the APB interface. The APB interface includes the following signals:

- tim psel: Select signal for the timer.
- tim pwrite: Write enable signal.
- tim penable: APB enable signal.
- tim paddr: 32-bit address bus.
- tim pwdata: 32-bit write data bus.
- tim prdata: 32-bit read data bus.
- tim pready: Ready signal indicating the transfer is complete.
- tim pslverr: Error response signal.

3.2 Register Set

REGISTER SUMMARY

Base address: 0x4000_1000

Offset	Abbreviation	Register name	
0x00	TCR	Timer Control Register	
0x04	TDRO	Timer Data Register 0	
0x08	TDR1	Timer Data Register 1	
0x0C	TCMP0	Timer Compare Register 0	
0x10	TCMP1	Timer Compare Register 1	
0x14	TIER	Timer Interrupt Enable Register	
0x18	TISR	Timer Interrupt Status Register	
0x1C	THCSR	Timer Halt Control Status Register	
Others	Reserved		

3.3 Timer Control Register (TCR)

Bit	Name	Туре	Default value	Description	
31:12	Reserved	*	20'h0	Reserved	
11:8	div_val	RW	4'60001	Counter control mode setting: 4*b0001: Counting speed is not divided 4*b0001: Counting speed is divided by 2 (default) 4*b0001: Counting speed is divided by 8 4*b0011: Counting speed is divided by 8 4*b0100: Counting speed is divided by 16 4*b0101: Counting speed is divided by 16 4*b0101: Counting speed is divided by 18 4*b0101: Counting speed is divided by 54 4*b0101: Counting speed is divided by 56 4*b0101: Counting speed is divided by 128 4*b0100: Counting speed is divided by 128 4*b0100: Counting speed is divided by 128 4*b0100: Counting speed is divided by 256 Others: reserved, (*)prohibit settings. When setting the prohibit value, div_val is not changed. Note: user must not change div_en while timer_en is High (*): add hardware logic to ensure div_val is prohibited to change when timer_en is High. Access is error response in this case. (*)access is "Forror response" when setting prohibits value to div_val	
7:2	Reserved	RO	6'b0	Reserved	
1	div_en	RW	1'b0	Counter control mode enable. O: Disabled. Counter counts with normal speed based on system clock 1: Enabled. The counting speed of counter is controlled based on div_val Note: user must not change div_en while timer_en is High (*): add hardware logic to ensure div_en is prohibited to change when timer_en is High. Access is error response in this case.	
0	timer_en	RW	1'b0	Timer enable O: Disabled. Counter does not count. 1: Enabled. Counter starts counting. (*) timer_en changes from H->1, will initialize the TDRQ/1 to their initial value	14

3.4 Timer Data Registers (TDR0/TDR1)

These registers store the 64-bit counter value.

- TDR0: Lower 32 bits of the 64-bit counter.

Bit	Name	Туре	Default value	Description
31:0	TDRO	RW	32'h0000_0000	Lower 32-bit of 64-bit counter.
			MIEL	[Advanced level]: value of this register is cleared to initial value when timer_en changes from H->L.

- TDR1: Upper 32 bits of the 64-bit counter.

Bit	Name	Type	Default value	Description
31:0	TDR1	RW	32'h0000_0000	Upper 32-bit of 64-bit counter. [Advanced level]: value of this register is cleared to initial value when timer_en changes from H->L.

3.5 Timer Compare Registers (TCMP0/TCMP1)

These registers hold the 64-bit compare value. When the counter reaches this value, an interrupt is generated.

- TCMP0: Lower 32 bits of the compare value.

Bit	Name	Туре	Default value	Description
31:0	ТСМРО	RW	32'hFFFF_FFFF	Lower 32-bit of 64-bit compare value. Interrupt is asserted when counter value is qual to compare value.

- TCMP1: Upper 32 bits of the compare value.

Bit	Name	Type	Default value	Description
31:0	TCMP1	RW	32'hFFFF_FFFF	Upper 32-bit of 64-bit compare value. Interrupt is asserted when counter value is qual to compare value.

3.6 Timer Interrupt Enable Register (TIER)This register controls whether the timer interrupt is enabled.

Bit	Name	Туре	Default value	Description
31:1	Reserved	RO	31'h0	Reserved
0	int_st	RW1C	1'60	Timer interrupt trigger condition status bit (interrupt pending bit) 0: the interrupt trigger condition does not occur. 1: the interrupt trigger condition occurred. Write 1 when this bit is 1 to clear it Write 0 when this bit is 1 has no effect Write to this bit when it is 0 has no effect. Note: When interrupt trigger condition occurred (counter reached compare value), counter continues to count normally.

3.7 Timer Interrupt Status Register (TISR)

This register indicates whether an interrupt has occurred. It must be cleared by software after the interrupt is handled.

Bit	Name	Туре	Default value	Description
31:1	Reserved	RO	31'h0	Reserved
0	int_st	RW1C	1'60	Timer interrupt trigger condition status bit (interrupt pending bit) 0: the interrupt trigger condition does not occur. 1: the interrupt trigger condition occurred. Write 1 when this bit is 1 to clear it Write 0 when this bit is 1 has no effect Write to this bit when it is 0 has no effect. Note: When interrupt trigger condition occurred (counter reached compare value), counter continues to count normally.

3.8 Timer Halt Control Status Register (THCSR)

This register controls the halt mode operation of the timer.

Bit	Name	Туре	Default value	Description
31:2	Reserved	RO	30'h0	Reserved
1.	halt_ack	RO	1'60	[Standard level] This bit is reserved bit [Advanced level] Timer halt acknowledge 0: timer is NOT halted 1: timer is halted Timer accepts the halt request only in debug mode, indicates by debug_mode input signal
0	halt_req	RW	1'b0	[Standard level] This bit is normal R/W but has no function related. [Advanced level] Timer halt request 0: no halt req. 1: timer is requested to halt.

4. Signal ListTop module : timer_top

Signal name	Width	Direction	Description	Type
Sys_clk	1	input	System clk	wire
Sys_rst_n	1	input	Reset sig	wire
Tim_psel	1	input	APB select signal for time	wire
tim_pwrite	1	input	APB write enable sig	wire
Tim_penable	1	input	APB enable sig	wire
Tim_addr	32	input	APB address bus for reg select	wire
Tim_pwdata	32	input	APB write data bus	wire
Tim_prdata	32	output	APB read data bus	wire
Tim_pready	1	output	APB ready sig	wire
Tim_pslverr	1	output	APB error sig	wire
Tim_int	1	output	Time interrupt sig	wire
Dbg_mode	1	output	Debug dev mode	wire

Module timer_ctrl

Signal name	Width	Direction	Description	Type
Sys_clk	1	input	System clk	wire
Sys_rst_n	1	input	Reset sig	wire
Timer_en	1	input	Timer enable sig	wire
Div_en	1	input	Division enable sig	wire
Div_val	4	input	Division val sig	wire
Тстр	64	input	Timer data reg	wire
Halt_req	1	input	Halt sig	wire
Int_en	1	input	Interrupt enable sig	wire
Dbg_mode	1	input	Dev mode enable sig	wire
tdr	64	output	Timer data reg	reg
Halt_ack	1	output	Halt acknowledge sig	reg
Int_st	1	output	Interrupt status sig	reg
Tim_int	1	output	Timer interrupt sig	reg

Module APB

Signal name	Width	Direction	Description	Type
Sys_clk	1	input	System clk	wire
Sys_rst_n	1	input	Reset sig	wire
Tim_psel	1	input	Timer enable sig	wire
Tim_pwrite	1	input		wire
Tim_penable	1	input		wire
Tim_paddr	32	input		wire
Tim_pwdata	32	input		wire
Tim_prdata	32	input		wire
Halt_ack	1	input		wire
Int_st	1	input		wire
Tim_prdata	32	output		reg
Tim_pready	1	output		reg
Tim_pslverr	1	output		reg
Timer_en	1	output		reg
Div_en	1	output		reg
Div_val	4	output		reg
Tdr	64	output		reg
Тстр	64	output		reg
Halt_req	1	output		reg
Int_en	1	output		reg

Design note

DESIGN NOTE

1. div_val[3:0]:

- standard level: nếu ghi vào giá trị prohibit thì ko thay đổi được div_val[3:0], các bit khác vẫn ghi đc bình thường.
- advanced level: nếu ghi vào gía trị prohibit thì error response, toàn bộ data không được khi vào مومد counter
 معان عالی (and ware)

 ange div_val[3:0], div_en khi timer_en is H:
 - standard: tb ko đc change
 - advanced: protect by hardware and error response register, kể cả các bit khác.




- interrupt pending (trigger condition): khi cnt = cmp
- interrupt status set: khi interrupt pending
- interrupt status clear: khi write 1 vào int_st
- interrupt output set: khi interrupt pending & interrupt is enable (int_en = 1)
 interrupt output clear: khi write 1 vào int_st hoặc disable interrupt


5. addr bit-wdith

- không phải lấy 32 bit address mà chỉ lấy số bit đủ để chứa address space thôi (cách tính như


BLOCK DIAGRAMS




INTERRUPT




COUNT_CONTROL




CNT



WAVEFORM diagrams



RTL code



Work folder with module list

APB module

```
module counter(
        input
                 wire sys clk,//
        input
                 wire sys rst n,//
                wire cnt en,//
        input
        input
                 wire tdr0 wr en,//
        input
                wire tdrl wr en,//
                wire [31:0] tdr0,//
        input
                wire [31:0] tdr1,//
        input
        output reg [63:0] cnt val//
);
reg tmp tdr0 wr en;
reg tmp tdrl wr en;
always @(posedge sys clk or negedge sys rst n) begin
        if(!sys rst n) begin
                 tmp tdr0 wr en <= 1'b0;
                 tmp tdr1 wr en <= 1'b0;
        end else begin
                 tmp tdr0 wr en <= tdr0 wr en;
                 tmp tdrl wr en <= tdrl wr en;
        end
end
always @(posedge sys clk or negedge sys rst n) begin
        if(!sys rst n ) begin
                 cnt val <= 64'b0;
        end else if (tdr0 wr en) begin
                 cnt val[31:0] <= tdr0;
        end else if (tdrl wr en) begin
                 cnt val[6\overline{3}:3\overline{2}] \leftarrow tdr1;
        end else if(cnt en) begin
                          cnt val <= cnt val + 64'b1;
                 end else begin
                         cnt val <= {tdr1,tdr0};</pre>
                 end
        end
endmodule
```

Counter module

```
odule counter_control(
input wire
input wire
input wire
                                        sys_clk,//
sys_rst_n,//
div_en,//
[3:0] div_val,//
timer_en,//
                 input wire
                 input wire
                output wire
                                         cnt en
    reg [8:0] div_limit;
reg [7:0] int_cnt; //internal counter
   always @(*) begin
if(timer_en && div_en )begin
case(div_val)
4'b0000: div_
4'b0001: div_
                                        v_val)
4'b0000: div_limit = 32'd1;
4'b0001: div_limit = 32'd2;
4'b0010: div_limit = 32'd4;
4'b0010: div_limit = 32'd4;
4'b0100: div_limit = 32'd16;
4'b0101: div_limit = 32'd32;
4'b0110: div_limit = 32'd32;
4'b0110: div_limit = 32'd28;
4'b0111: div_limit = 32'd28;
4'b1000: div_limit = 32'd256;
default : div_limit = div_limit;
                end else begin
div_limit = 32'd1;
    end
    assign cnt_en = (((timer_en && div_en &&(div_val == 4'b0000)) || (timer_en && !div_en) || (timer_en && div_en && (int_cnt == div_limit -1'dl ))));
36 wire int cnt cond;
37 wire [7:0] int_cnt_pre ; // internal counter memory
38 wire int_cnt_rst
                         assign int_cnt_cond = (div_en & timer_en & (div_val != 4'b0000));
assign int_cnt_pre = int_cnt_cond ? (int_cnt + 1'b1) : int_cnt;
assign int_cnt_rst = ((!timer_en) | (!div_en) | (int_cnt == (div_limit -1'd1)));
41
42
43
44
       always @(posedge sys_clk or negedge sys_rst_n) begin
                         if(!sys_rst_n) begin
45
                         int_cnt <= 8'b0;
end else begin
46
47
                                            48
49
50
                                            else
51
52
53
                                                               int cnt<= int cnt pre;
                          end
      end
       endmodule
```

Counter control module

```
module interrupt(
                wire
                         sys clk,//
        input
        input
                wire
                         sys rst n,//
                wire
        input
                        int en,//
        input
                wire
                         int st clr,//
                        int st set,//
                wire
        input
        input
                wire
                        int st,//
                        tim int//
        output
                reg
reg tmp int st clr;
always @(posedge sys clk or negedge sys rst n) begin
        if(!sys rst n) begin
                tmp int st clr <=1'b0;
        end else begin
                tmp int st clr <=int st clr;
        end
end
always @(*) begin
        if(!sys rst n) begin
                tim int <= 1'b0;
        end else if (!int en) begin
                tim int <= 1'b0;
        end else if (tmp int st clr) begin
                tim int <= 1'b0;
        end else if (int st) begin
                tim int <= 1;
        end else begin
                tim int <= tim int;
        end
end
endmodule
```

Interrupt module

```
module register(
            //apb
 23456
           input wire
                             sys clk,//
            input wire
                             sys rst n,//
           input wire
                             [11:0] paddr,//
                             [31:0] pwdata,//
           input wire
 7
           input wire
   11
                             psel,
 8 //
           input wire
                             pwrite,
 9 //
           input wire
                             penable,
           input wire
10
                             wr en,//
11
           input wire
                             rd en,//
12
                             [3:0] pstrb,//
           input wire
13
14
           output wire
                             [31:0] prdata,
            //counter control interface
15
           input wire
                             [63:0] cnt val,
16
           output reg
                             div en,
17
           output reg
                             timer en,
18
                             [3:0] div val,
           output reg
19 //
           output wire
                             [63:0] cnt val,
20
            //interrupt interface
21
           output reg
                             int st,
22
           output wire
                             int st set,
23
           output wire
                             int st clr,
24
           output reg
                             int en,
25
           //counter
26
           output wire
                             tdr0 wr en,
27
           output wire
                             tdr1 wr en,
28
                             [31:0] TDR0,
           output reg
29
                             [31:0] TDR1
           output reg
30
31 //
           output reg
                             [31:0] TCMP0,
32 //
                             [31:0] TCMP1
           output reg
33
34);
35 assign pready = 1;
36 assign pslverr = 0;
37 //assign pstrb = 3'h000;
38
39 parameter ADDR TCR
                              = 12'h000;
```

Register module.1

```
40 parameter ADDR_TDR0
41 parameter ADDR_TDR1
42 parameter ADDR_TCMP0
43 parameter ADDR_TCMP1
44 parameter ADDR_TIER
45 parameter ADDR_TISR
46 parameter ADDR_THCSR
                                                               = 12'h004;
= 12'h008;
= 12'h000;
= 12'h010;
= 12'h014;
= 12'h018;
                                                                = 12'h01C;
48 initial begin
49 timer_en = 1'b0;
50 div_val = 4'b0001;
 51 div_en = 1'b0;
52 end
 54 wire [31:0] TCR, TIER, THCSR, TISR;
                           57 wire timer_en_pre, div_en_pre;
58 wire [3:0] div_val_pre;
60 assign timer_en_pre = (wr_en & (paddr == ADDR_TCR)) ? pwdata [0] : timer_en;
61 assign div_en pre = (wr_en & (paddr == ADDR_TCR)) ? pwdata [1] : div_en;
62 assign div_val_pre = (wr_en & (paddr == ADDR_TCR) & (pwdata [11:8] < 4 b1001)) ? pwdata [11:8] : div_val;
63
      always @(posedge sys_clk or negedge sys_rst_n) begin
    if(!sys_rst_n) begin
        timer_en <= 1'b0;
        div_en <=1'b0;
        div_val <= 4'b0001;
end else begin
    timer_en <= timer_en_pre;
    div_en <= div_en_pre;</pre>
65
66
67
68
69
70
71
72
73
74
75
                                            div_en <= div_en_pre;
div_val <= div_val_pre;</pre>
                         end
      end
       assign TCR = {20'h0, div_val, 6'h0,div_en,timer_en};
```

Register module.2

```
79 //memmory
 80 reg tmp timer en, tmp div en, tmp div val;
 82
 83 always @(posedge sys_clk or negedge sys_rst_n) begin
            if(!sys rst n) begin
 85
                    tmp timer en <= 1'b0;
 86
                    tmp div en <=1'b0;
 87
                    tmp div val <= 4'b0001;
 88
            end else begin
 89
90
91
                    tmp_timer_en <= timer_en;</pre>
                    tmp div en <= div en;
                    tmp div val <= div val;
 92
            end
 93 end
 94
 95 //----- TDR0 ------
 96 wire
            [31:0]
                    pwdata cnt0 pre;
 97 wire
            [31:0]
                    pwdata_cnt1_pre;
                    tmp tdr0 wr en;
 98 reg
 99 reg
            [31:0] tmp pwdata;
101 assign tdr0 wr en = (wr en & (paddr == ADDR TDR0));
102 /*
103 always @(posedge sys clk or negedge sys rst n) begin
104
            if(!sys rst n) begin
105
                    tmp tdr0 wr en <=0;
106
                    tmp pwdata <=0;
107
            end else begin
108
                    tmp pwdata <= pwdata;
109
                    tmp tdr0 wr en <= tdr0 wr en;
110
            end
111 end
112 */
113 assign pwdata cnt0 pre = (tdr0 wr en) ? pwdata[31:0] : cnt val[31:0];
114
115 always @(*) begin
116
            if(!sys_rst_n) begin
                    TDR\overline{0} = 0:
```

Register module.3

```
120 /
127 always @(posedge sys_clk or negedge sys_rst_n) begin
128 if (!sys_rst_n) begin
129 tmp_tdr1_wr_en <= 1'b0;
130 end else begin
131
                             tmp_tdr1_wr_en <= tdr1_wr_en;
132
                 end
132 end

133 end

134 */

135 assign pwdata_cntl_pre = (tdrl_wr_en) ? pwdata [31:0] : cnt_val [63:32];

136

137

138 always @(*) begin

139 if(!sys_rst_n) begin

140 TDR1 = 32'h0;
141
                  end else begin
142
                             TDR1 = pwdata cnt1 pre;
143
144 end
145
146 //==
                  end
      147
148 wire [31:0] tcmp0_prev;
149 wire [31:0] tcmp1_prev;
150 reg [31:0] TCMP0;
151 reg [31:0] TCMP1;
151 reg
152
153 assign tcmp0_prev [31:0] = (wr_en & (paddr == ADDR_TCMP0)) ? pwdata [31:0] : TCMP0[31:0]; 154 assign tcmp1_prev [31:0] = (wr_en & (paddr == ADDR_TCMP1)) ? pwdata [31:0] : TCMP1[31:0]; 155
```

Register module.4

```
157 always @(posedge sys_clk or negedge sys_rst_n) begin
158
            if(!sys rst n) begin
159
                    TCMPO <= 32'hFFFF FFFF;
160
                    TCMP1 <= 32'hFFFF FFFF;
161
            end else begin
                    TCMP0 <= tcmp0_prev;</pre>
162
                    TCMP1 <= tcmp1 prev;
163
164
            end
165 end
166
167 // =================================//
168 wire int_en_pre;
169 assign int en pre = (wr en & (paddr == ADDR TIER)) ? pwdata[0] : int en;
171 always @(posedge sys_clk or negedge sys_rst_n) begin
172
            if (!sys rst n) begin
173
                    int en <= 1'b0;
174
            end else begin
175
                    int en <= int en pre;
176
            end
177 end
178
179 assign TIER = {31'h0,int en};
180
182 wire int_st_pre;
183 wire [63:0] counter;
184 wire [63:0] compare;
185
186 assign counter = {TDR1,TDR0};
187 assign compare = {TCMP1,TCMP0};
189 assign int_st_clr = ((wr_en &(paddr == ADDR_TISR)) & (pwdata[0]==1'b1));
190 assign int_st_set = (counter == compare);
191 assign int st pre = (int st clr & int st) ? 1'b0 : (int st set ? 1'b1 : int st);
192
193 always @(posedge sys_clk or negedge sys_rst_n) begin
194
            if(!sys rst n) begin
195
                    int st <=0;
```

Register module.5

```
end else begin
197
                   int st<= int st pre;
198
           end
199 end
201 assign TISR = {31'h0, int st};
202
203 //====================== THCSR ============//
204 wire halt req pre;
205 reg halt req;
206 assign halt req pre = (wr en \&(paddr == ADDR THCSR)) ? pwdata [0] : halt req;
207 always @(posedge sys clk or negedge sys rst n) begin
208
           if (!sys rst n) begin
           halt_req <= 1'b0;
end else begin
209
210
211
                   halt req <= halt_req_pre;
212
           end
213 end
214
215 assign THCSR = {31'h0, halt req};
216
218 reg [31:0] rd;
219 assign prdata = rd;
220 always @(*) begin
221
222
223
224
           if (rd en) begin
                   case (paddr)
                          ADDR TCR :
                                          rd = TCR;
                          ADDR_TDR0 :
                                          rd = TDR0;
225
                          ADDR TDR1 :
                                          rd = TDR1;
226
                          ADDR TCMP0 :
                                          rd = TCMP0;
227
                          ADDR TCMP1 :
                                           rd = TCMP1;
228
                          ADDR TIER :
                                           rd = TIER;
229
                                          rd = TISR;
                          ADDR TISR :
230
                          ADDR THCSR :
                                          rd = THCSR;
231
                          default rd = 32'h0;
232
                          endcase
233
                   end else begin
234
                          rd = 32'h0;
235
                         end
236
               end
237
238 endmodule
239
```

Register module.6

VERIFICATION CHECK LIST:

https://docs.google.com/spreadsheets/d/1eWd2OWbPPiDY-ZPL8ft7e0dhWcnSQxPl/edit?usp=drive_link&ouid=100313224507677416115& rtpof=true&sd=true


OVERALL POINT:

https://docs.google.com/spreadsheets/d/1w1LRGGeeL9DDijFJcNTZcvBHxJlu U6Bs6mi8y-xhDU8/edit?usp=drive_link

RESULT:

19:57:16 Oct 14 2024 19:57:16 Oct 14 2024 19:57:17 Oct 14 2024	PASSED PASSED PASSED PASSED PASSED
19:57:16 Oct 14 2024 19:57:17 Oct 14 2024	PASSED PASSED
19:57:17 Oct 14 2024	PASSED
19:57:25 Oct 14 2024	PASSED
19:57:26 Oct 14 2024	PASSED
19:57:26 Oct 14 2024	PASSED
19:57:27 Oct 14 2024	PASSED
19:57:28 Oct 14 2024	PASSED
19:57:29 Oct 14 2024	PASSED
	19:57:27 Oct 14 2024 19:57:28 Oct 14 2024

Golden model 10/10 PASSED



98% total coverage

```
Statements 348 348 0 100.00%
Toggles 240 148 92 61.66%

Total Coverage By Instance (filtered view): 91.01%
```

91% summary coverage report

```
Coverage exclude -scope /test_bench/uut/register_uut -togglenode (TCR[2]) (TCR[3]) (TCR[4]) (TCR[5]) (TCR[2]) (
```

Exclude.doc