
application with sparse, seldom access to large data-sets degrades due to page thrashing. Although smart spatio-temporal prefetching and large page eviction yield good performance in general, remote zero-copy access to host-pinned memory proves to be beneficial for irregular, data-intensive applications. Further, new generation GPUs introduced hardware access counters to delay page migration and reduce memory thrashing. However, the responsibility of deciding what strategy is the best fit for a given application relies heavily on the programmer based on thorough understanding of the memory access pattern through intrusive profiling. In this work, we propose a programmer-agnostic runtime that leverages the hardware access counters to automatically categorize memory allocations based on the access pattern and frequency. The proposed heuristic adaptively navigates between remote zero-copy access to host-pinned memory and first-touch page migration based on the trade-off between low latency remote access and high-bandwidth local access. We show that although designed to address memory oversubscription, our scheme has no impact on performance when working sets fit in the device-local memory. Experimental results show that our scheme provides performance improvement of 22% to 78% for irregular applications under 125% memory oversubscription compared to the state of the art. At the same time, regular applications are not impacted by the framework. **Problem Statement and Research Objectives** 1. Workload Characterization



cluster of hot and cold different iterations varies drastically in virtual address space. pages over the entire memory set. data structures in every iteration. Moreover, the read-only data-structures are cold sparse, random access on cold data structures. and the pages in hot datastructures are both read from and written to. 2. Problems & Previous Solution Typical GPGPU workloads are massively parallel and show spatio-temporal locality. → The tree-based prefetcher¹, upon limiting its prefetch decision within 2MB, provides spatiotemporal locality within large pages.

• However, for irregular applications, aggressive prefetching can be counter-productive under

■125% Oversub

srad

Figure 1: Sensitivity of workloads to the percentage of

bfs

.46 .55

Usage of host-pinned "Zero-copy" memory buffers is suggested in both CUDA and OpenCL for

As no data is copied to the device memory, it prevents memory oversubscription

However, for regular applications, larger migration using prefetcher improves PCI-e

If GPU reads or writes to host pinned memory directly for multiple times, then kernel

If the page is accessed to read data for a certain number of times crossing the value

■ 150% Overub

59

15.22

ra Irregular

memory oversubscription (performed on real hardware).

memory oversubscription.

Runtime (Normalized to baseline)

32

irregular applications with sparse, rare access to large data.

Sparse accesses benefit from low latency direct access.

(GPU code) execution will slow down.

bandwidth utilization and reduces the number of far-faults.

because cudaMalloc ed allocations are pinned and not selected for eviction.

backprop fdtd-2d | hotspot

of t_s configured in the driver, the data is copied to the device memory. • On the other hand, on write access, the page is invalidated in the host page table and exclusively copied to the device memory irrespective of the access frequency. However, for regular applications, having a static access counter based threshold for

delayed migration incurs additional overhead of remote access because for dense sequential access, the data is eventually migrated to the local memory upon crossing the

 Our proposed framework leverages hardware-based access counters to identify sparse and dense memory access and differentiate between hot and cold allocations. • Over the course of execution, the framework achieves a balance between low latency remote

access to host-pinned cold allocations and bandwidth-optimized local access to hot allocations in

migration as the memory starts filling up to its maximum capacity. ullet The proposed dynamic threshold, t_d , grows adaptively in response to the size of free space in the device memory starting from 1 to the driver configured static threshold.

 $t_d = \left\{egin{array}{l} t_s imes rac{ ext{Num. of allocated pages}}{ ext{Total num. of pages}} + 1, & ext{if no oversubscription} \ t_s imes (r+1) imes p, & ext{otherwise} \end{array}
ight.$

p = Multiplicative Migration Penalty

r = Number of round trips or number of times evicted

The framework is driven by the intuition that under memory oversubscription cold pages

should be soft-pinned to the host memory and only hot pages should be copied to device

where $t_s = \text{Static access counter threshold}$,

However, our framework does not affect regular applications and applications with working

 The intuition behind this heuristic is that the more a page is thrashed, the harder it should be pinned to the host memory.

3. Access Counter Granularity

on the page faults relayed from GMMU.

4. Access Counter Maintenance

instead of 4KB page granularity.

In our implementation, we use 32bits access registers.

memory.

We also prioritize read-only pages as eviction candidates. This is because on write access hot pages are migrated exclusively to the device memory irrespective of their access counter.

The tree-based prefetcher in nvidia-uvm module migrates data in multiple of **64KB basic blocks** based

This leads us to the optimization of maintaining access counters at 64KB basic block level

Evaluation and Results 1. Baseline or Disabled: the state of the art baseline where remote access is not enabled and data is migrated at first touch. 2. **Always**: the static access counter based threshold proposed in Volta GPUs. • It delays migration from the start irrespective of memory oversubscription. 3. Oversub: a static access counter based delayed migration scheme enabled only after oversubscription.

• The following experiments only deal with 125% of device memory oversubscription.

■ ts=8 (Always) ■ ts=16 (Always) ■ ts=32 (Always)

srad

■ Always

100.001

srad

Figure 5: Comparing the impact of dynamic access counter

1.2

110.02% 5.92%

110.99%

Irregular

■ Adaptive

729

101

ra

Irregular

■ Baseline (Disabled)

hotspot

Regular

ra

fdtd

based adaptive scheme on execution time against the baseline case of first-touch migration and static access counter threshold based delayed migration scheme under no memory oversubscription.

3. The Case of Oversubscription

■ Always

bfs

■ Baseline (Disabled)

fdtd

hotspot

(Normalized to baseline)

Runtime

Notes

Runtime (Normalized to baseline)

1.1

1.05

0.95 0.9 0.85 0.8 0.75

backprop hotspot bfs srad Irregular Figure 8: Sensitivity of workloads to the multiplicative migration penalty. Source Codes (with Benchmarks): https://github.com/DebashisGanguly/gpgpu-sim_UVMSmart 4 Warps are stalled on near-faults which occurs only upon L2 cache misses.

However, in Unified Memory, a new type of faults, which we will refer to as far-faults, can

 The overhead of a far-fault consists of two major components: a far-fault handling latency (typically 45µs in Pascal GPUs) to walk and manage page table and the data migration

• The data migration and kernel execution is serialized.

occur when data is not physically present in the device local memory.

- It adapts to the current state of the tree and opportunistically decides on the prefetch size
- With zero-copy allocations, the physical allocation is hard-pinned to the host memory. o cudaHostRegister API allows malloc ed allocation to be pinned to the host memory and the

https://doi.org/10.1109/IPDPS47924.2020.00054 **Abstract**

- 79155 (c) sssp - Iteration 3 (d) sssp - Iteration 5 • Few data-structures are more heavily accessed than the others leading to a • We can see that kernel1 exhibits sparse memory access over different data structures and the memory pages accessed over However, kernel2 shows sequential and dense access over two Exhibit dense sequential access on hot data structures and
- To emulate memory oversubscription, working sets of the workloads are not scaled, rather the total free space is controlled by allocating dummy cudaMalloc ed variables

counter.

threshold.

Proposed Method

copied directly at the first-touch by the device. • Rather, the migration from the preferred location of host memory **to the device memory is** delayed based on a static access counter threshold, t_s .

If an allocation is advised to be soft-pinned to the host memory, then the memory is not

NVIDIA Volta GPUs and IBM Power9 introduced a new hardware based page-level access

- To this end, we propose a **dynamic page placement strategy** for irregular general purpose applications.
- 1. Dynamic Access Counter Threshold The goal of the framework, here, is to tame down the aggression of the prefetcher by delaying the page
 - \circ With p=2 and $t_s=8$, the pages are migrated after 16th access after oversubscription. → This helps reduce the amount of page thrashing. 3. r: keeps count of the number of round trips or the number of time a certain chunk of memory is

2. Access Counter Based Page Replacement.

1. Addresses the situations involving memory oversubscription

2. p: Multiplicative penalty for migration under oversubscription

o configurable as a module parameter to the GPU driver

irregular applications with oversubscribed working sets.

sets smaller than the device memory capacity.

 A naïve LRU page replacement cannot differentiate a set of cold pages from a set of hot pages. We use the access counters to sort the list of 2MB large pages in LRU list such that cold pages are prioritized over hot pages for eviction in irregular applications. Thus, we incorporate a simplified Least Frequently Used (LFU) scheme in the framework.

The framework also extends page replacement strategy leveraging the same access counters.

 The lower 27bits are used for access counters and most significant 5bits are kept to keep track of round trip time or r. • Hardware counters are updated by GMMU on every page access during TLB look up. • Whereas, **runtime** reads the values of hardware access counters and maintains them as part of driver (/system software) memory.

consulted on every PCle migration.

As runtime is responsible to update GPU's page table, they are read, updated, and

Figure 4: Sensitivity of workloads to the static access counter threshold for delayed migration. 2. The Case of No Oversubscription

1. Sensitivity to Static Migration Threshold

Normalized to ts=8

Runtime 0.95

1.1

1.05

0.9

backprop

hotspot

■ Baseline (Disabled)

80.001

hotspot

Regular

100.009

ra

40.21%

packprop fdtd-2d

Regular




Figure 6: Comparing the impact of dynamic access counter Figure 7: Comparing the impact of dynamic access counter

latency over PCI-e interconnect.

- Tree-based prefetcher trades in the spectrum of two extremities: 4KB small page and 2MB large page. 4
 - ranging from 64KB to 1MB instead of a fixed granularity. CUDA 8.0 introduced cudaMemPrefetchAsync which allows programmers to overlap the kernel execution with asynchronous parallel data migration. However, the onus of deciding what

(DMA), but also suffers from lower bandwidth of PCle interconnect.

memory allocation to be set to the host memory.

and when to prefetch still lies on the programmers.

- kernels are launched with device pointer derived using cudaHostGetDevicePointer API. Remote zero-copy access has lower latency than the classic Direct Memory Access
 - about the usage pattern. cudaMemAdviseSetAccessedBy flag allows the device to establish direct mapping to the host memory. cudaMemAdviseSetPreferredLocation allows to specify the preferred location of a

CUDA 9.0 offers the ability to provide user hints to the Unified Memory subsystem

- **Regular applications** Among the benchmarks, fdtd, backprop, hotspot, and srad
- of the device memory becomes a first order performance bottleneck for data-intensive general-purpose applications with increasing working sets. The performance overhead under memory oversubscription depends on the memory access pattern of the corresponding workload. While a regular application with sequential, dense memory access suffers from long latency write-backs, performance of a irregular

- Oversubscription Debashis Ganguly; Ziyu Zhang; Jun Yang; and Rami Melhem 2020 IEEE International Parallel and Distributed Processing Symposium (IPDPS) page migration, pinning, memory management, CPU-GPU, Unified Memory

- - Adaptive Page Migration for Irregular Dataintensive Applications under GPU Memory Unified Memory in heterogeneous systems serves a wide range of applications. However, limited capacity