
addressed by the following questions: (1) how to virtualize two different hardware units (i.e., computation and storage) and (2) how to integrate them to construct virtual computational storage devices, and (3) how to provide them to users. However, the existing methods for computational storage virtualization severely suffer from their low performance and high costs due to the lack of hardware-assisted virtualization support. In this work, we propose FCSV-Engine, an FPGA card designed to maximize the performance and costeffectiveness of computational storage virtualization. FCSV-Engine introduces three key ideas to achieve the design goals. First, it achieves high virtualization performance by applying hardware-assisted virtualization to both computation and storage units. Second, it further improves the performance by applying hardware-assisted resource orchestration for the virtualized units. Third, it achieves high cost-

SW-based virtualization Approach



FPGA's BARs ¹, its input and output data **must be transferred via the guest and host OS stacks**. 2. SSD-FPGA Coupled Architecture

• In the full software implementation, since a guest OS cannot obtain host physical addresses of the

3. Static SSD/FPGA Resource Allocation

FlexCSV Engine

PF

SSD


computation and storage units.

interfere with each other.

guest OS.

BARs.

2.5



100 0 100 200 300 400 500 Request Rate (requests/sec) Figure 8: Operator latency with the increasing number of

VF 1

FPGA

FPGA

VMs and their request rate. When the total request rate exceeds the maximum throughput, the operator latency and the number of QoS violations increase quickly.

 FCSV-Engine implements a multi-queue device interface and a doorbell mechanism to interact with guest OSes. For this multi-queue device interface, this study arranges FCSV-Engine's PCIe BAR regions for doorbell registers of virtual FCSV-Engine instances (i.e., each VF).

FlexCSV extends a standard NVMe protocol and defines a new command format for nearstorage processing. op_chain specifies which operators should be activated and the target stream order of the

at the hardware level.

HW

(a) SW FCSV-Engine

activated operators.

Normal SSD operation Data processing? True Read processing command

Read NVMe command

True

True

Read operation parameter

Read

Read data from SSD

Execute processing

Send completion

(b) HW FCSV-Engine

Figure 12: FCSV-Engine implemented in SW and HW.

potential of near-storage processing.

PCIe

Switch

FPGA

ware and an FPGA.

the bitstream from the host DRAM to the FPGA.

operator slots.

1. Device Virtualization Performance

2.5

2.0 1.5 1.0 0.5

0.0

Throughput (GB/s)

Evaluation and Results

environments.

2. Near-Storage Processing Performance

3.0 2.5 2.0 Speedup 1.5 1.0 0.5 0.0

ronments.

FlexCSV(SW), FlexCSV(HW): described in *Figure 12*

10

Aggregated BW (GB/s) 6 4 2 0

of VMs and SSDs.

them to cover the total dataset size.

3. Multi-SSD Performance

JoS Violation Ratio

Notes

NVMe I/O Command

18(2), 1-27. https://doi.org/10.1145/3511213

0.4

3. SSD-FPGA decoupled architecture

o src_addr/size and dst_addr/size represent the addresses and sizes of the source and

Resource Orchestration: To orchestrate two different hardware units without frequent softwarehardware crossings, FCSV-Engine schedules user-requested computation and storage operations

Software FCSV-Engine: FCSV-Engine's resource orchestration mechanism can be implemented at the hypervisor level, but it still suffers from frequent software-hardware layer crossings to orchestrate two different hardware units.

Figure 11: Control flow in FCSV-Engine.

- Engine VM's view **HW** implementation for scalable near-storage processing with multiple PCle-attached SSDs. To allow multiple NVMe SSDs to combine with FCSV-Engine through PCle P2P, the host software remaps their queue pairs onto FCSV-Engine's BAR regions. • By doing so, the decoupled storage units can seamlessly exchange NVMe commands and their completions with FCSV-Engine. • As a result, FlexCSV can mitigate the performance bottleneck at a single FPGA or SSD by flexibly combining PCle-attached computation and storage devices in the same server. FCSV-Engine implements PCIe message arbitration and transaction modules to encapsulate local NVMe requests (e.g., NVMe doorbell write) with PCIe transactions and allow multiple storage interfaces to share a single PCIe/DMA IP core. 4. Dynamic resource allocation
 - 16 32 64 2 8 16 32 64 2 4 8 1 4 Block Size (KB) Block Size (KB) (a) SSD read (b) SSD write 250 250 Throughput (MB/s) Throughput (MB/s) 200 200 150 150 100 100

☐ Native

4. Dynamic Resource Scheduling □ Static-best ■ Dynamic ■ Dynamic+ pr □ Static-worst 1.0 0.8 0.6

2VMs

Number of Running VMs

Figure 17: The aggregated bandwidth with a different number

3VMs

4VMs

Submission Completion **Host Memory** Queue Queue Tail -Head-Tail

- for modern computational storage devices. Problem Statement and Research Objectives ■ Computational Storage Computational storage = SSD + FPGA + near-storage processing
 - **FPGA** HW
 - Host SW 60% Resource Allocation Figure 1: Percentage of execution time spent on a paravirtual-HW ized computational storage device. In the full software implementation, SSD and FPGA operations involve VM exits and traps to a
 - An SSD-FPGA coupled computational storage architecture severely suffers from its limited scalability due to its board-level SSD-FPGA integration. Moreover, their architectural limitations become increasingly apparent as the gaps between SSD and FPGA resource capacity and performance increase.
 - VMs. When two or more I/O-intensive VMs share the SSD, the near-storage processing latency becomes 2.1x slower than the single-VM execution case. • When the VMs demand higher I/O performance by increasing the queue depth, the target VM and

its near-storage processing suffer from the more severe resource contention.

-0-1 VM

Static resource allocation and scheduling for both computation and storage units will incur high hardware costs because they cannot handle the dynamic behavior of VM workloads efficiently.

with the increasing number of SSD-contending VMs and queue depth. The results are normalized to the single-VM latency. N_{VM} indicates the number of concurrently running

Proposed Method 1. Hardware-assisted virtualization layer based on PCle SR-IOV ² Host OS VM 0 VM 1

Virtualization Layer

SSD

• To mitigate the software overhead in computational storage virtualization, FCSV-Engine offers

• By incorporating SR-IOV, FCSV-Engine can virtualize itself at the hardware level and each

Each vector is dedicated to a single completion queue of FlexCSV device driver running on a

• From the software side, **FCSV-Engine's device driver installed on a guest OS allocates** multiple SQ/CQ pairs ⁴ and initializes the doorbell registers mapped at FCSV-Engine's

o In this work, a single SR-IOV implementation at FCSV-Engine is utilized to virtualize both

 FCSV-Engine allocates a disjoint set of memory regions and assigns different AXI³ address ranges for each VF so that near-storage processing requests from two different VMs do not

A different set of available interrupt vectors of FCSV-Engine for each VM are allocated.

VF 0

SSD

hardware-assisted virtualization under a standard PCle SR-IOV layer.

• In this work, 8 interrupt vectors per VM are allocated.

VF can be assigned exclusively to a VM for the direct access.

2. Hardware-level direct device-orchestration mechanism Near-storage Processing Command: To offload resource orchestration routines to FCSV-Engine,

destination in the FPGA's DRAM space.

Operation **False** parameters?

False

False

■ SSD 図 RTT

15

Figure 13: Storage latency and round-trip time through SW,

Write?

Write data to SSD

True

Linux Kernel Guest Guest SW FlexCSV Drive SW Hypervisor Host FCSV-Engine SR-IO\

 Because of the indirect resource orchestration routines through the host software (e.g., MMIO, interrupt), the software FCSV-Engine implementation fails to achieve the full

FlexCSV

PCIe

PCIe, and on-chip ICN.

Switch

Network

On-chip ICN

 Operator Renaming: FCSV-Engine implements a shared operator pool and dynamically maps user-requested operations onto available physical operators. o In this way, FCSV-Engine can quickly capture the dynamic behavior of VM workloads and thus reduce QoS violations significantly. • The area overhead is 2%-4% and the total critical path overhead is around 100 ns, which is negligible compared to the original scheduler area and operator delay. **Operator Partial Reconfiguration:** If the demand from near-storage processing workloads exceeds the maximum number of operator slots, they can be partially reconfigured to serve the current user requests. SW **FPGA** 1070 1075 10 Latency (ms) Figure 14: Partial reconfiguration latency with the host soft-

Reconfiguration from the host software incurs long latency because the software has to send

 Alternatively, to achieve agile operator reconfiguration, it can store the partial bitstreams in the FPGA DRAM and implement a PR controller to allow the FPGA to reconfigure its

2.5

0.0

50 50 0 2 4 8 16 32 64 1 2 8 Block Size (KB) Block Size (KB) (c) FPGA encryption (d) FPGA decryption Figure 15: SSD and FPGA operation performance with different virtualization mechanisms. To measure the storage performance, this study ran flexible I/O tester (FIO) in both native and FlexCSV virtualization environments with an increasing data block size.

storage processing requests using NVMe's scatter-gather list (SGL) support.

■ Opt SW

Grep

gregate

Bitmap Encrypt

Figure 16: Speedup comparison in various virtualized envi-

For this evaluation, a 4-GB dataset is generated as an input file of near-storage processing, and each benchmark running on a guest OS divides the dataset into multiple 4-KB blocks and iterates

Full SW, Opt SW: paravirtualization schemes with and without SR-IOV support (fig4)

Hash

Decrypt

□ Full SW

Due to the hardware-assisted virtualization mechanism (including SR-IOV), FCSV-Engine can achieve the near-native performance when utilizing both SSD and FPGA devices in virtualized

The increasing data block size further mitigates the software overhead by merging multiple near-

■ FlexCSV (SW)

■FlexCSV (HW)

Filter

gregate

- Figure 18: QoS violation ratios with different request rates from multiple VMs. This study ran four VMs and grouped the VMs into two groups (A, B) that have different request rates (T_{wait}/T_{exec}). o After that, they compared the QoS violation ratios with four different resource scheduling strategies. The static-worst, static-best, and dynamic scheduling methods utilize two physical operators, and dynamic+pr can support up to four physical operators through partial reconfiguration.
 - Host
 - Host
- bytes. 4 (Sloss, A., Symes, D., & Wright, C. (2004). Chapter 3. Introduction to the ARM Instruction. In ARM System Developer's Guide. essay, Elsevier/ Morgan Kaufman. https://www.sciencedirect.com/topics/computer-science/base-address-register) 2. Single Root I/O Virtualization (SR-IOV) is an I/O virtualization technology that is used for the virtualization of I/O resources for individual servers. It logically divides a physical adapter port into multiple logical ports. (https://www.ibm.com/docs/en/power8?topic=adapters-managing-sr-iov) 3. Advanced eXtensible Interface (AXI): an on-chip communication bus protocol and is part of the Advanced Microcontroller Bus Architecture specification (AMBA). (https://en.wikipedia.org/wiki/Advanced_eXtensible_Interface) 4. Submission Queue/Completion Queue 4 (https://nvmexpress.org/wp-content/uploads/2013/04/FMS-2012-How-the-Streamlined-Architecture-of-NVM-Express-Enables-High-Performance-PCle-SSDs.pdf)

1. Base Address Register (BAR): a pointer to a byte in memory, and the offset specifies a number of

- Controller Core 0 Core 1 Core N Managment Completion
- Submission Queue Tail Doorbell Completion Queue Head Doorbell 6 **NVMe Controller** NVMe Queues per Core **NVMe Controller**

• Kwon, D., Lee, W., Kim, D., Boo, J., & Kim, J. (2022). SmartFVM: A fast, flexible, and scalable

hardware-based virtualization for commodity storage devices. ACM Transactions on Storage,

effectiveness by dynamically constructing and scheduling virtual computational storage devices. To the best of our knowledge, this is the first work to implement a hardware-assisted virtualization mechanism **Storage PCIe** SSD Controller **Device** Switch On-chip Switch **FPGA** Operators **NVMe** SSD DRAM Controller

FPGA Resource Allocation VM's view of the virtual devices However, the existing virtualization mechanisms for computational storage severely suffer from their low performance and high costs.

PCIe

100%

- **Computational Storage Devices** https://www.usenix.org/conference/atc21/presentation/kwon highly promising technology to maximize a storage server's performance. However, to apply such computational storage devices and take their full potential in virtualized environments, server architects must resolve a fundamental challenge: cost-effective virtualization. This critical challenge can be directly
- A Fast and Flexible Hardware-based Virtualization
- **Mechanism for Computational Storage Devices** Dongup Kwon; Dongryeong Kim; Junehyuk Boo; Wonsik Lee; and Jangwoo Kim 2021 USENIX Annual Technical Conference **Abstract** A computational storage device incorporating a computation unit inside or near its storage unit is a