

UG-2864ASYCG01

UG-2864ASOCG01

Evaluation Kit User Guide

Writer: James Wang

Email: james_wang@univision.com.tw

Version: Preliminary


Contents

1. REVISION HISTORY.....	3
2. EVK Schematic.....	4
3. Symbol define.....	5
4. TIMMING CHARACTERISTICS.....	6
4.1 80-Series MPU parallel Interface	6
4.2 6800-Series MPU parallel Interface	8
4.3 SPI Interface	9
5. EVK use introduction.....	10
6. Power down and Power up Sequence.....	12
7. How to use SSD1305 module.....	13
7.1 Initial Step Flow.....	14
7.2 RD recommend Initial Code for 80 Interface.....	14
7.2.1 Sub Function for 80 Interface.....	14

1. REVISION HISTORY

Date	Page	Contents	Version
2007/11/28		Preliminary	Preliminary 0.0

2. EVK Schematic



3. Symbol define

VCC : Power supply for panel driving voltage.

VSS : This is ground pin.

VDD : Power supply for core logic operation.

VDDIO : Power supply for interface logic level.

BS0~BS2 : MUC bus interface selection pin(BS0 pulled LOW in internal).

CS : This pin is chip select input(active LOW).

RES : This pin is reset signal input(active LOW).

D/C : This is DATA/COMMAND control pin. When it is Pulled HIGH, the data at D[0~7] is treated as data. When it is pulled LOW, the data at D[0~7] will be transferred to the command register.

In I2C mode, this pin acts as SA0 for slave address select.

R/W : This is read/write control input pin connecting to the MCU interface.

When interface to a 6800-series microprocessor , Read mode will be carried out when this pin is pulled HIGH and write mode when low .

When interface to an 8080-microprocessor , this pin when be the data Write input.

When serial interface is selected, this pin must be connected to Vss.

E/RD : When interface to a 6800-series microprocessor , this pin will be used as the Enable(E) signal.

When interface to an 8080-microprocessor , this pin receives the Read(RD#)signal.

D0~D7 : These are 8-bit bi-directional data bus to be connected to the microprocessor's data bus.

When serial interface mode is selected, D0(SCLK) will be the serial clock input,D1(SDIN) will be the serial data input,D2 should be left opened.

When I2C mode is selected,D1(SDA_{in}) AND D2(SDA_{out}) should be tied together,D0(SCL) is the I2Cclock input

IREF : This is segment output current reference pin.

VCOMH : This pin for COM signal deselected level voltage.

READ CHARACTERISTICS




Figure 2 80-Series MPU parallel Interface Read Timing Diagram

Symbol	Parameter	Conditions	Related Pins	MIN	TYP	MAX	Unit
t_{cyc}	Read cycle time	-	RDB	500	-	-	ns
t_{cads}	Address and Select setup time	-	CSB,A0	0	-	-	ns
t_{cadh}	Address and Select hold time	-	CSB,A0	0	-	-	ns
t_{rade}	Address setup time	-	A0	50	-	-	ns
t_{radh}	Address hold time	-	A0	20	-	-	ns
t_{crs}	Select setup time	-	CSB	10	-	-	ns
t_{crh}	Select hold time	-	CSB	10	-	-	ns
t_{rabl}	Read Low pulse width	-	RDB	250	-	-	ns
t_{rash}	Read High pulse width	-	CSB	10	-	-	ns
t_{rtdl}	Data output delay time	CL = 100pF	D15 to D0	-	-	200	ns
t_{rth}	Data output hold time	CL = 100pF	D15 to D0	5	-	-	ns

Table 2 80-Series MPU parallel Interface Read Timing Characteristics

4.2 6800-Series MPU parallel Interface

PARALLEL INTERFACE CHARACTERISTICS (6800-SERIES MPU)




Figure 3 68-Series MPU parallel Interface Write Timing Diagram

(Vss=0V, VDD=2.8V, Ta = 25°C)

Symbol	Parameter	Conditions	Related Pins	MIN	TYP	MAX	Unit
tCSW68	Chip select setup time	-	CSB	10	-	-	ns
tCSF68	Chip select hold time	-	CSB	10	-	-	ns
tAS68	Address setup time	-	A0	50	-	-	ns
tAH68	Address hold time	-	RW	20	-	-	ns
tCYW68	Write cycle time	-	E	160	-	-	ns
tPWHW68	Write High Time	-	E	40	-	-	ns
tPWLW68	Write Low Time	-	E	90	-	-	ns
tCYR68	Read cycle time (Parameter read)	-	E	160	-	-	ns
tPWHR68	Read High (Parameter read)	-	E	40	-	-	ns
tPWL68	Read Low (Parameter read)	-	E	90	-	-	ns
tCYR68	Read cycle time (Data read)	-	E	450	-	-	ns
tPWHR68	Read High (Data read)	-	E	355	-	-	ns
tPWL68	Read Low (Data read)	-	E	90	-	-	ns
tDS68	Data setup time	-	D15 to D0	10	-	-	ns
tDH68	Data hold time	-	D15 to D0	20	-	-	ns
tDOA68	Data output access time	CL = 30pF	D15 to D0	-	-	40	ns
tOOD68	Data output disable time	CL = 30pF	D15 to D0	40	-	80	ns

Table 3 68-Series MPU parallel Interface Write Timing Characteristics

4.3 SPI Interface

SERIAL INTERFACE CHARACTERISTICS




Figure 4 Serial peripheral interface Timing Diagram

(Vss=0V, VDD=2.8V, Ta = 25°C)

Symbol	Parameter	Conditions	Related Pins	MIN	TYP	MAX	Unit
tcys	Serial clock cycle	-	SCLK	160	-	-	ns
tPWH	High pulse width	-	SCLK	60	-	-	ns
tPWL	Low pulse width	-	SCLK	60	-	-	ns
tcss	Data setup time	-	SID (D1)	60	-	-	ns
tchs	Data hold time	-	SID (D1)	60	-	-	ns
tcss	Chip select setup time	-	CSB	60	-	-	ns
tchs	Chip select hold time	-	CSB	65	-	-	ns
tchW	Chip select high pulse width	-	CSB	45	-	-	ns
tscc	SCLK to Chip select	-	SCLK, CSB	20	-	-	ns

Table 4 Serial peripheral interface Timing Characteristics

5.EVK use introduction



Figure 5 EVK PCB and OLED Module

UG-2864ASYCG01 is COG type module, please refer to Fig5, Fig6. User can use leading wire to connect EVK with customer's system. The example shows as Fig7.



Figure 6 The combination of the module and EVK



Fig 7 EVK with test platform

Note 1 : It is OLED high voltage supply.

Note 2 : It is logic voltage supply.

Note 3 : Those are leading wire connect to control board. Those are data pin.(D0-D7)


Note 4 : Those are leading wire connect to control board. Those are control pin.
(DC, CS, RD, WR, RES)

6. Power down and Power up Sequence

To protect OLED panel and extend the panel lifetime, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. Such that panel has enough time to charge up or discharge before/after operation.


Power up Sequence:

1. Power up V_{DD}
2. Send Display off command
3. Driver IC Initial Setting
4. Clear Screen
5. Power up V_{DDH}
6. Delay 100ms
(when V_{DD} is stable)
7. Send Display on command




Power down Sequence:

1. Send Display off command
2. Power down V_{DDH}
3. Delay 100ms
(when V_{DDH} is reach 0 and
panel is completely
discharges)
4. Power down V_{DD}



7. How to use SSD1305 module

7.1 Initial Step Flow



7.2 RD recommends Initial Code:

```
void initial()
{
    write_command(0xae); //(display on)
    write_command(0x00); //set low column address
    write_command(0x10); //set high column address
    write_command(0x40); //(display start set)
    write_command(0x2e); //(stop horizontal scroll)
    write_command(0xb0); //(page address)
    write_command(0x81); //(set contrast control register)
    write_command(0x7f);
    write_command(0xa1); //(set segment re-map)
    write_command(0xa4); //(normal display mode)
    write_command(0xa6); //(set normal/inverse display)
    write_command(0xa8); //(set multiplex ratio)
    write_command(0x3f);
    write_command(0xd3); //(set display offset)
    write_command(0x00);
    write_command(0xad); //(set dc-dc on/off)
    write_command(0x8e); //
    write_command(0xc8); //(set com output scan direction)
    write_command(0xd5); //(set display clock divide ratio/oscillator/frequency)
    write_command(0xf0); //
    write_command(0xd8); //(set area color mode on/off & low power display mode )
    write_command(0x05); //
    write_command(0xd9); //(set pre-charge period)
    write_command(0xc2);
    write_command(0xda); //(set com pins hardware configuration)
    write_command(0x12);
    write_command(0xdb); //(set vcom deselect level)
    write_command(0x08);
    write_command(0xaf); //(display on)
}
```

WRITE DATA & COMMAND SUB FUNCTION

```
void write_command(unsigned char aa)
{
    IOCLR = 0x000000ff;
    IOSET = RD_IN; //RD=1
```

```
IOCLR = DC_IN;//DC=0
IOCLR = CS_IN;//CS=0
IOCLR = WR_IN;//WR=0
IOSET = aa;//-----input command
IOSET = WR_IN;//WR=1
IOSET = CS_IN;//CS=1
IOCLR = RD_IN;
}
void write_data(unsigned char bb)
{
IOCLR = 0x000000ff;
IOSET = RD_IN;//RD=1
IOSET = DC_IN;//DC=1
IOCLR = CS_IN;//CS=0
IOCLR = WR_IN;//WR=0
IOSET = bb; //-----input data
IOSET = WR_IN;//WR=1
IOSET = CS_IN;//CS=1
}
```

Note : RD recommends Initial code and sub function for 8080 series CPU interface.