

Lab01 Combinational Circuit

賴奕翔

Combinational Circuit

- The system takes four input numbers: in_num0 ~ in_num3
- Perform the specified bitwise operations based on the block diagram:

```
A = in_num0 XNOR in_num1
B = in_num1 OR in_num3
C = in_num0 AND in_num2
D = in_num2 XOR in_num3
```


Then, group and calculate the sum

```
E = max(A, B) + max(C, D)F = min(A, B) + min(C, D)
```


 Convert F into its Gray code representation, the outputs are E and the Gray-coded F

Combinational Circuit

- Gray code representation:
 - A Gray code has a property that the codes for successive decimal digits differ in exactly one bit
 - Binary to Gray conversion:




– Gray to binary conversion:




| Decimal | Binary | Gray | | | |
|---------|--------|------|--|--|--|
| 0 | 000 | 000 | | | |
| 1 | 001 | 001 | | | |
| 2 | 010 | 011 | | | |
| 3 | 011 | 010 | | | |
| 4 | 100 | 110 | | | |
| 5 | 101 | 111 | | | |
| 6 | 110 | 101 | | | |
| 7 | 111 | 100 | | | |


Block Diagram




Block Diagram (Example)



Block Diagram (Example)



Block Diagram



Specification


• Comb.sv

| Input Signal | Bit Width | Definition |
|--------------|-----------|-------------------------------|
| in_num0 | 7 | |
| in_num1 | 7 | Dandom 7 hit unsigned numbers |
| in_num2 | 7 | Random 7-bit unsigned numbers |
| in_num3 | 7 | |

| Output Signal | Bit Width | Definition | | | | |
|---------------|-----------|--|--|--|--|--|
| out_num0 | 8 | max(A, B) + max(C, D) | | | | |
| out_num1 | 8 | The gray code of min(A, B) + min(C, D) | | | | |

MobaXterm

Create New Session



Change Password

Change password: passwd

```
CAD tools available on this machine (2022.03.13 updated)
  Cell-Based Design |
                        VC5_2020.12(vcs)
  Simulation
                                                   | XCELIUM 20.09(xrun)
                        VERDI_2020.12(nWave)
                                                     INCISIV 15.20(irun)
                        DC_2020.09(dc_shell)
                                                     GENUS 20.10(genus)
  Synthesis
  Physical Design
                       ICC2 2020.09(icc2 shell)
                                                     INNOVUS 20.15(innovus)
                       PT_2019.03(pt_shell)
  STA / Power
                                                     JG_2021.03(jg)
  Formal
  Full-Custom Design |
  Simulation
                       | HSP 2020.03(hspice)
                       | CEX_2020.12(cx,wv)
                       | LAKER_2021.03(laker)
                                                IC_06.17(virtuoso)
  Layout
  Others
                        Siemens Calibre
                        Synopsys MetaWare Development Toolkit
                        Synopsys Tetra Max
                       Python3.6
  License Server | 1717@lshc:5280@lshc:26585@lshc
  1. quota -us [username] --> check out your quota
  2. passwd --> change your password
3. htop --> check out server usage
4. scheck --> check available server usage
linux01 [dcs/dcs240]% passwd
Changing NIS account information for dcs240 on raid. Please enter old password:
```

Command


- tar -xvf ~dcsTA01/Lab01.tar
- cd Lab01/01_RTL/
- vim Comb.sv (text editor)
 - i (輸入模式)
 - [Esc] (退回普通模式)
 - -:w(儲存)
 - :q (結束)
- gedit Comb.sv (text editor)
 - view → Highlight Mode → Sources → Verilog
 - If you use Windows/MacOS, you can use Notepad++, or any editors you are used to using.

Directory


- 00_TESTBED
 - TESTBED.sv
 - PATTERN.sv
- 01_RTL
 - 01_run
 - 09_clean_up
 - Comb.sv
- 02_SYN
 - 01_run_dc
 - 09_clean_up
- 03_GATE
 - 01_run
 - 09_clean_up

RTL Simulation


- cd Lab01/01_RTL/
- ./01_run (電路模擬)
- ./09_clean_up (清除波型檔)
- nWave & (看波型)
 - 範例波型




nWave



nWave



nWave (change radix)



Synthesis

- cd ../02_SYN/
- ./01_run_dc (電路合成)
- ./09_clean_up (清除合成結果)
 - 合成結果: (不能有Error、要有Area report、Timing report slack met、不能有 Latch)

```
Number of ports:
Number of nets:
                                           162
Number of cells:
                                           122
Number of combinational cells:
                                           122
Number of sequential cells:
Number of macros/black boxes:
Number of buf/inv:
                                            25
Number of references:
                                            25
Combinational area:
                                    151.955997
Buf/Inv area:
                                     11.340000
Noncombinational area:
                                      0.000000
Macro/Black Box area:
                                      0.000000
Net Interconnect area:
                                      0.000000
Total cell area:
                                    151.955997
                                    151.955997
Total area:
```


Synthesis

- 合成的timing report中的slack必須≧0 (MET)
- 如果出現timing violation → Demo Fail!(slack < 0)

| Point | Incr | Path |
|--------------------------------|-------|--------|
| input external delay | 0.00 | 0.00 r |
| in num0[3] (in) | 0.00 | 0.00 r |
| U196/Y (INV X0P5B A9TR) | 0.03 | 0.03 f |
| U134/Y (OAI22BB XOP5M A9TR) | 0.10 | 0.13 f |
| U199/Y (INV X0P5B A9TR) | 0.05 | 0.19 r |
| U127/Y (0AI22 X0P5M A9TR) | 0.04 | 0.23 f |
| U172/Y (0A21A10I2 X0P5M A9TR) | 0.08 | 0.31 r |
| U201/Y (INV X0P5B A9TR) | 0.04 | 0.35 f |
| U123/Y (A0I22 X0P5M A9TR) | 0.05 | 0.40 r |
| U202/Y (A021A1AI2_X1M_A9TR) | 0.14 | 0.55 f |
| U175/Y (INV_X0P5B_A9TR) | 0.25 | 0.80 r |
| U113/Y (NOR2_X0P7M_A9TR) | 0.06 | 0.86 f |
| U173/Y (0A21A10I2_X0P5M_A9TR) | 0.12 | 0.98 r |
| U106/Y (NOR2_X0P7M_A9TR) | 0.08 | 1.06 f |
| intadd_0_U7/C0 (ADDF_X1M_A9TR) | 0.07 | 1.13 f |
| intadd_0_U6/C0 (ADDF_X1M_A9TR) | 0.05 | 1.19 f |
| intadd_0_U5/C0 (ADDF_X1M_A9TR) | 0.05 | 1.24 f |
| intadd_0_U4/C0 (ADDF_X1M_A9TR) | 0.05 | 1.29 f |
| intadd_0_U3/C0 (ADDF_X1M_A9TR) | 0.05 | 1.35 f |
| intadd_0_U2/S (ADDF_X1M_A9TR) | 0.07 | 1.42 r |
| U214/Y (X0R2_X0P5M_A9TR) | 0.04 | 1.46 r |
| out_num1[5] (out) | 0.00 | 1.46 r |
| data arrival time | | 1.46 |
| max delay | 10.00 | 10.00 |
| output external delay | 0.00 | 10.00 |
| data required time | | 10.00 |
| | | |
| data required time | | 10.00 |
| data arrival time | | -1.46 |
| slack (MET) | | 8.54 |
| | | |

Synthesis

- 記得檢查是否合成出Latch和error
 - 可以在syn.log用ctrl+F尋找關鍵字Latch、error
- 如果出現Latch \ error → Demo Fail



Gate-Level Simulation

- cd ../03 GATE/
- ./01_run (電路模擬)
- ./09_clean_up (清除波型檔)
- nWave& (看波型)
 - 範例波形



| 21 | 21 | 10 | 58 | 57 | 75 | 112 | 62 | 30 | 84 | 105 | 108 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 45 | 45 | 67 | 36 | 81 | 30 | 73 | 33 | 78 | 47 | 77 | 104 |
| 93 | 93 | 34 | 37 | 90 | 45 | 91 | 25 | 24 | 94 | 124 | 22 |
| 35 | 35 | 96 | 4 | 126 | 98 | 49 | 9 | 89 | 95 | 86 | 103 |
| | | | | | | | | | | | |
| Х | 197 | 165 | 130 | 163 | 205 | 227 | 136 | 160 | 211 | 199 | 236 |
| Х | 102 | 36 | 102 | 56 | 42 | 221 | 109 | 100 | 7 | 199 | 74 |

Grading Policy

- Pass the RTL & Synthesis & Gate-level simulation: 100%
 - − 合成結果: (不能有Error \ Timing report slack met \ 不能有Latch)
- Demo2 打7折

Upload

- 請將Lab01/01_RTL裡的Comb.sv依以下命名規則重新命名後上傳至E3
- 命名規則:Comb_dcsxxx.sv,xxx為工作站帳號號碼
- 命名錯誤扣5分!!!
- Deadline:
 - Demo 1: 3/5 17:25
 - Demo 2: 3/5 23:59