




### PTX: Parallel Thread Execution

- Unlike most system processors, NVIDIA compilers target PTX, an abstraction of the hardware instruction set that provides:
  - A stable instruction set for compilers
  - Compatibility across generations of GPUs
  - Virtual registers (physical register allocation happens at load time)
- PTX instructions describe operations on a single CUDA thread and usually map one-to-one with hardware instructions, but one PTX instruction can expand to many machine instructions, and vice versa.





### PTX Instruction Format



Туре	.type Specifier		
Untyped bits 8, 16, 32, and 64 bits	.b8, .b16, .b32, .b64		
Unsigned integer 8, 16, 32, and 64 bits	.u8, .u16, .u32, .u64		
Signed integer 8, 16, 32, and 64 bits	.s8, .s16, .s32, .s64		
Floating Point 16, 32, and 64 bits	.f16, .f32, .f64		



# Basic PTX Instructions

Group	Instruction	Example	Meaning	Comments	
	arithmetic .type = .s32, .u32, .f32, .s64, .u64, .f64				
Arithmetic	add.type	add.f32 d, a, b	d = a + b;		
	sub.type	sub.f32 d, a, b	d = a - b;		
	mul.type	mul.f32 d, a, b	d = a * b;	_	
	mad.type	mad.f32 d, a, b, c	d = a * b + c;	multiply-add	
	div.type	div.f32 d, a, b	d = a / b;	multiple microinstructions	
	rem.type	rem.u32 d, a, b	d = a % b;	integer remainder	
	abs.type	abs.f32 d, a	d =  a ;		
	neg.type	neg.f32 d, a	d = 0 - a;		
	min.type	min.f32 d, a, b	d = (a < b)? a:b;	floating selects non-NaN	
	max.type	max.f32 d, a, b	d = (a > b)? a:b;	floating selects non-NaN	
	setp.cmp.type	setp.1t.f32 p, a, b	p = (a < b);	compare and set predicate	
	numeric .cmp = eq,	ne, 1t, 1e, gt, ge; unordered or	mp = equ, neu, ltu, leu	, gtu, geu, num, nan	
	mov.type	mov.b32 d, a	d = a;	move	
	selp.type	selp.f32 d, a, b, p	d = p? a: b;	select with predicate	
	cvt.dtype.atype	cvt.f32.s32 d, a	<pre>d = convert(a);</pre>	convert atype to dtype	
Special Function	special .type = .f32 (some .f64)				
	rcp.type	rcp.f32 d, a	d = 1/a;	reciprocal	
	sqrt.type	sqrt.f32 d, a	d = sqrt(a);	square root	
	rsqrt.type	rsqrt.f32 d, a	<pre>d = 1/sqrt(a);</pre>	reciprocal square root	
	sin.type	sin.f32 d, a	d = sin(a);	sine	
	cos.type	cos.f32 d, a	d = cos(a);	cosine	
	1g2.type	1g2.f32 d, a	d = log(a)/log(2)	binary logarithm	
	ex2.type	ex2.f32 d, a	d = 2 ** a;	binary exponential	
	logic.type = .pred,.b32, .b64				
	and.type	and.b32 d, a, b	d = a & b;		
Logical	or.type	or.b32 d, a, b	d = a   b;		
	xor.type	xor.b32 d, a, b	d = a ^ b;		
	not.type	not.b32 d, a, b	d = -a;	one's complement	
	cnot.type	cnot.b32 d, a, b	d = (a==0)? 1:0;	C logical not	
	shl.type	sh1.b32 d, a, b	$d = a \ll b$ ;	shift left	
	shr.type	shr.s32 d, a, b	$d = a \gg b$ ;	shift right	
Memory Access	memory.space = .global, .shared, .local, .const; .type = .b8, .u8, .s8, .b16, .b32, .b64				
	ld.space.type	ld.global.b32 d, [a+off]	d = *(a+off);	load from memory space	
	st.space.type	st.shared.b32 [d+off], a	*(d+off) = a;	store to memory space	
	tex.nd.dtyp.btype	tex.2d.v4.f32.f32 d, a, b	<pre>d = tex2d(a, b);</pre>	texture lookup	
		atom.global.add.u32 d,[a], b	atomic ( d = *a; *a =		
	atom.spc.op.type	atom.global.cas.b32 d,[a], b,		operation 522	
			.spc = .global; .type =		
Control Flow	branch	Op bra target	if (p) goto target;	conditional branch	
	call	call (ret), func, (params)	ret = func(params);	call function	
	ret	ret	return;	return from function call	
	bar.sync	bar.sync d	wait for threads	barrier synchronization	
	exit	exit	exit;	terminate thread execution	







### Example

```
void daxpy(int n, double a, double *x, double *y)
{
  int i = blockIdx.x*blockDim.x + threadIdx.x;
  if (i < n) y[i] = a*x[i] + y[i];
}</pre>
```

#### <One iteration>





## Address Coalescing

- To regain the efficiency of sequential (unit-stride) data transfers,
   GPUs include special Address Coalescing hardware that:
  - Recognizes when SIMD Lanes within a thread are collectively issuing sequential addresses
  - Notifies the Memory Interface Unit to request a block transfer of 32 sequential words
- For optimal performance, GPU programmers must ensure that adjacent CUDA Threads access nearby addresses at the same time that can be coalesced into one or a few memory or cache blocks.





# Conditional Branching in GPUs

### **Branch Handling Mechanisms**

- Explicit predicate registers
- Internal masks
- Branch synchronization stack
- Instruction markers

These mechanisms manage when a branch diverges into multiple execution paths and when paths converge.

### **Branch Efficiency**

For equal length paths:

- IF-THEN-ELSE: 50% efficiency
- Doubly nested IF: 25% efficiency
- Triply nested IF: 12.5% efficiency

When all lanes agree on the branch condition, the processor can skip over unused code blocks entirely.





### Conditional Branch Example

#### **Original Code**

```
if (X[i] != 0)
  X[i] = X[i] - Y[i];
else X[i] = Z[i];
```

#### **PTX Code**

<sup>\*</sup>Push, \*Comp, and \*Pop indicate branch synchronization markers inserted by the PTX assembler to manage mask registers.