

# Arm® Cortex®-M55 Processor

Revision: r1p1

## **Technical Reference Manual**

Non-Confidential

Issue 02

Copyright © 2019-2022 Arm Limited (or its affiliates). 101051\_0101\_02\_en All rights reserved.



### Arm<sup>®</sup> Cortex<sup>®</sup>-M55 Processor

### **Technical Reference Manual**

Copyright © 2019-2022 Arm Limited (or its affiliates). All rights reserved.

### Release Information

### **Document history**

Issue	Date	Confidentiality	Change
0000-02	7 June 2019	Confidential	First beta release for rOpO
0000-04	20 December 2019	Confidential	First limited access release for r0p0
0001-05	31 March 2020	Non-Confidential	First early access release for rOp1
0002-01	16 July 2020	Non-Confidential	First release for r0p2
0002-02	30 October 2020	Non-Confidential	Second documentation release for r0p2
0100-01	21 April 2021	Non-Confidential	First early access release for r1p0
0101-01	15 September 2021	Non-Confidential	First release for r1p1
0101-02	18 August 2022	Non-Confidential	Second release for r1p1

## **Proprietary Notice**

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has

undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at https://www.arm.com/company/policies/trademarks.

Copyright © 2019–2022 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349|version 21.0)

## **Confidentiality Status**

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

### **Product Status**

The information in this document is Final, that is for a developed product.

### **Feedback**

Arm welcomes feedback on this product and its documentation. To provide feedback on the product, create a ticket on https://support.developer.arm.com.

To provide feedback on the document, fill the following survey: https://developer.arm.com/documentation-feedback-survey.

## Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

This document includes language that can be offensive. We will replace this language in a future issue of this document.

To report offensive language in this document, email terms@arm.com.

# **Contents**

1. Preface	17
1.1 About this book	17
1.1.1 Product revision status	17
1.1.2 Intended audience	
1.1.3 Using this book	17
1.1.4 Additional reading	20
1.2 Feedback	20
1.2.1 Feedback on this product	21
1.2.2 Feedback on content	21
2. Introduction	22
2.1 Cortex®-M55 processor overview	22
2.2 Cortex®-M55 features	23
2.3 Supported standards and specifications	25
2.4 Design tasks	27
2.5 Documentation	28
2.6 Product revisions	29
3. Technical overview	30
3.1 Cortex®-M55 processor components	30
3.1.1 Cortex®-M55 processor core	32
3.1.2 Extension Processing Unit	34
3.1.3 Memory components	34
3.1.4 Interrupt components	37
3.1.5 Debug and trace components	38
3.1.6 Testing components	38
3.2 Interfaces	39
3.3 Security	40
3.4 Functional safety and reliability	41
3.5 Power intent	41
3.6 Performance considerations	42
3.7 Cortex®-M55 implementation options	42

4. Programmers model	46
4.1 Security states, operation, and execution modes	46
4.2 Instruction set summary	47
4.3 Exclusive monitor	48
4.4 Cortex®-M55 processor core registers summary	48
4.5 Architectural registers	50
4.6 Exceptions	51
4.6.1 Exception handling and prioritization	51
4.6.2 Multicycle instructions	52
5. System registers	53
5.1 System control register summary	53
5.2 Identification register summary	57
5.2.1 Media and VFP Feature Register reset values, MVFR0, MVFR1, and MVFR2 reset values	60
5.3 AFSR, Auxiliary Fault Status Register	61
5.4 CPUID, CPUID Base Register	63
5.5 ID_AFRO, Auxilliary Feature Register O	64
5.6 Cache identification register summary	65
5.6.1 CLIDR, Cache Level ID Register	66
5.6.2 CSSELR, Cache Size Selection Register	67
5.6.3 CCSIDR, Current Cache Size ID Register	68
5.7 REVIDR, Revision ID Register	70
5.8 Implementation control register summary	71
5.9 ACTLR, Auxiliary Control Register	71
5.10 ICTR, Interrupt Controller Type Register	74
5.11 IMPLEMENTATION DEFINED registers summary	75
5.12 Direct cache access registers	78
5.12.1 DCAICLR and DCADCLR, Direct Cache Access Location Registers	78
5.12.2 DCAICRR and DCADCRR, Direct Cache Access Read Registers	81
5.13 Error bank registers	84
5.13.1 IEBRO and IEBR1, Instruction Cache Error Bank Register 0-1	85
5.13.2 DEBRO and DEBR1, Data Cache Error Bank Register 0-1	86
5.13.3 TEBRO and TEBR1, TCM Error Bank Register 0-1	88
5.14 MSCR, Memory System Control Register	90
5.15 PAHBCR, P-AHB Control Register	93
5 16 PECR Prefetcher Control Register	94

5.17 Power mode control registers	95
5.17.1 CPDLPSTATE, Core Power Domain Low Power State Register	96
5.17.2 DPDLPSTATE, Debug Power Domain Low Power State Register	98
5.18 Processor configuration information registers	
5.18.1 CFGINFOSEL, Processor configuration information selection register	99
5.18.2 CFGINFORD, Processor configuration information read data register	102
5.19 ID_PFRO, Processor Feature Register 0	104
5.20 ITCMCR and DTCMCR, TCM Control Registers	105
5.21 TCM security gate registers	106
5.21.1 ITGU_CTRL and DTGU_CTRL, ITGU and DTGU Control Registers	107
5.21.2 ITGU_CFG and DTGU_CFG, ITGU and DTGU Configuration Registers	108
5.21.3 ITGU_LUTn and DTGU_LUTn, ITGU and DTGU Look Up Table Registers	109
5.22 EWIC interrupt status access registers	111
5.22.1 EVENTSPR, Event Set Pending Register	112
5.22.2 EVENTMASKA and EVENTMASKn, n=0-14, Wakeup Event Mask Registers	113
5.23 STL observation registers	114
5.23.1 STLNVICPENDOR and STLNVICACTVOR, NVIC observation registers	115
5.23.2 STLIDMPUSR, STLIMPUOR, STLDOMPUOR, and STLD1MPUOR, MPU	
registers	116
6. Initialization	119
6.1 Initialization overview	119
6.2 Initializing and reprogramming the MPU	119
6.3 Initializing the EPU	120
6.4 Programming the SAU	121
6.5 Initializing the instruction and data cache	121
6.5.1 Enabling the instruction and data cache	122
6.5.2 Powering down the caches	122
6.5.3 Powering up the caches	123
6.6 Enabling the branch cache	123
6.7 Enabling and preloading the TCM	124
6.8 Enabling and locking the TCM security gates	125
6.9 Enabling the P-AHB interface	125
7. Power management	126
7.1 Power domains	126
7.2 Power states	127

7.3 Power and operating mode transitions	128
7.3.1 Operating mode transitions which change PDRAMS power state	131
7.4 Core P-Channel and power mode selection	132
7.4.1 P-Channel interface tie-off when P-Channel is not used	133
7.5 COREPACTIVE and required power mode	134
7.5.1 COREPACTIVE signal encoding	136
7.6 PDCORE low-power requirements	136
7.7 PDEPU low-power requirements	137
7.8 PDRAMS powerdown requirements	138
7.9 Warm reset power mode	138
7.10 Debug Q-Channel and PDDEBUG power domain	140
7.11 Q-Channel clock control	141
7.12 PWRDBGWAKEQACTIVE	142
8. Memory model	143
8.1 Memory map	143
8.2 Memory types	144
8.3 Private Peripheral Bus	145
8.4 Unaligned accesses	147
8.5 Access privilege level for Device and Normal memory	149
8.6 Memory ordering and barriers	149
8.7 Execute Only Memory	150
9. Memory Authentication	151
9.1 MAU features	151
9.2 Security Attribution Unit	151
9.2.1 SAU register summary	152
9.2.2 Security levels	152
9.3 Memory Protection Unit	153
9.3.1 Memory Protection Unit register summary	154
9.4 Implementation Defined Attribution Unit	155
9.4.1 IDAU interface and backwards compatibility	155
9.5 Memory regions not controlled by SAU and IDAU	156
9.6 Security attribution signals	156
9.7 TCM Gate Units	158
9.8 TCM and P-AHB security access control	158
9.8.1 Memory aliasing and IDAU/SAU configuration	159

9.8.2 Security access gating using the TGU	161
9.8.3 TGU configuration	161
9.8.4 Security check and fault response	163
10. Memory system	165
10.1 Memory system features	165
10.2 Memory system faults	167
10.2.1 Classes of fault	168
10.3 Memory system behavior	170
10.3.1 Speculative accesses	171
10.3.2 Access privilege level for Device and Normal memory	173
10.4 Manager-AXI interface	174
10.4.1 High performance M-AXI configuration	175
10.4.2 Area optimized M-AXI configuration	177
10.4.3 Bridging to AHB	180
10.4.4 Write response	181
10.4.5 Memory system implications for AXI accesses	181
10.4.6 Manager-AXI interface transfers	181
10.5 Peripheral AHB interface	183
10.5.1 P-AHB interface transfers	183
10.5.2 P-AHB interface configuration	185
10.5.3 P-AHB considerations	186
10.6 S-AHB interface	186
10.6.1 S-AHB memory map	188
10.6.2 S-AHB transfers	188
10.6.3 S-AHB interface arbitration	190
10.6.4 S-AHB availability and low power states	190
10.7 EPPB interface	191
10.8 TCM interfaces	192
10.8.1 TCM configuration	193
10.8.2 TCM transactions	194
10.8.3 Booting from TCM	194
10.8.4 Integration with flash memory	195
10.8.5 System access to TCM through the S-AHB DMA interface	195
10.9 Instruction and data cache	197
10 9 1   1 data cache	198

10.9.2 L1 instruction cache	199
10.9.3 Cache maintenance operations	200
10.9.4 Automatic cache invalidation at reset	201
10.9.5 Cache coherency	202
10.9.6 Accessing the caches	203
10.9.7 System cache support	204
10.9.8 Direct cache access	204
10.10 Store buffer	207
10.10.1 Store buffer merging	207
10.10.2 Store buffer behavior	207
10.10.3 Store buffer ordering	207
10.10.4 Store buffer draining	208
10.11 Internal local exclusive access monitor	208
10.12 M-AXI and P-AHB interaction with the global exclusive monitor	209
10.13 MBIST	210
11. Reliability, Availability, and Serviceability Extension support	212
11.1 Cortex®-M55 processor implementation of RAS	212
11.1.1 Cortex®-M55 RAS events	213
11.2 ECC memory protection behavior	213
11.2.1 ECC schemes and error type terminology	214
11.2.2 Enabling ECC	215
11.2.3 Error detection and processing	216
11.2.4 Error reporting	219
11.2.5 Address decoder protection and white noise protection	222
11.3 Flop parity	222
11.4 Interface protection behavior	223
11.5 RAS memory barriers	225
11.6 RAS Extension registers	226
11.6.1 ERRFRO, RAS Error Record Feature Register	227
11.6.2 ERRSTATUSO, RAS Error Record Primary Status Register	228
11.6.3 ERRADDRO and ERRADDR20, RAS Error Record Address Registers	230
11.6.4 ERRMISC10, Error Record Miscellaneous Register 10	232
11.6.5 ERRGSRO, RAS Fault Group Status Register	233
11.6.6 ERRDEVID, RAS Error Record Device ID Register	234
11.6.7 RESR RAS Fault Status Register	235

12. Nested Vectored Interrupt Controller	236
12.1 NVIC features	236
12.2 Registers associated with interrupt control and behavior	236
12.3 NVIC register summary	237
12.4 Software Interrupt Generation register summary	237
12.5 SysTick Timer register summary	238
13. External coprocessors	239
13.1 External coprocessors features	239
13.2 Operation	239
13.3 Data transfer rates	240
13.4 Coprocessor instruction restrictions	240
13.5 Debug access to coprocessor registers usage constraints	241
13.6 Exceptions and context switch	241
13.7 Response to coprocessor errors	241
13.8 Hazard between load and store instructions followed by coprocessor transactions	242
14. Arm Custom Instructions	243
14.1 Arm Custom Instructions support	243
14.2 Usage restrictions	245
15. Floating-point and MVE support	246
15.1 Floating-point and MVE operation	246
15.1.1 EPU views of the register bank	247
15.1.2 Modes of operation	247
15.1.3 Compliance with the IEEE 754 standard	247
15.1.4 Exceptions	248
15.2 Floating-point and MVE register summary	248
15.3 FPDSCR and FPSCR register reset values	249
15.4 Powering down the EPU	249
16. Debug	250
16.1 Debug functionality	250
16.1.1 CoreSight <sup>™</sup> discovery	251
16.1.2 Debugger actions for identifying the processor	253
16.1.3 Processor ROM table identification and entries	253
16.1.4 Debug identification block register summary	255

16.1.5 Debug register summary	256
16.2 D-AHB interface	257
16.2.1 Debug memory access	257
16.2.2 Debugger access memory attributes and data cache access	259
16.2.3 Debug access security and attributes	261
16.2.4 Debug during reset and before code execution commences	262
16.2.5 Advanced DSP debug capabilities	263
17. Performance Monitoring Unit Extension	265
17.1 PMU features	265
17.2 PMU events	266
17.3 PMU register summary	271
18. Instrumentation Trace Macrocell	272
18.1 ITM features	272
18.2 ITM register summary	273
18.3 ITM_TPR, ITM Trace Privilege Register	275
18.4 ITM_ITCTRL, ITM Integration Mode Control Register	276
18.5 ITM_ITWRITE, Integration Write Register	276
18.6 ITM_ITREAD, Integration Read Register	277
19. Data Watchpoint and Trace unit	279
19.1 DWT features	279
19.2 DWT debug access control	280
19.3 DWT comparators	282
19.4 Cycle counter and profiling counters	283
19.5 DWT register summary	284
20. Cross Trigger Interface	287
20.1 CTI features	287
20.2 CTI register summary	289
20.3 CTI_CONTROL, CTI Control Register	290
20.4 CTI_INTACK, CTI Interrupt Acknowledge Register	291
20.5 CTI_APPSET, CTI Application Channel Set Register	292
20.6 CTI_APPCLR, CTI Application Channel Clear Register	293
20.7 CTI_APPPULSE, CTI Application Channel Pulse Register	294
20.8 CTI_INEN <n>, n=0-5, CTI Trigger <n> to Channel Enable Register</n></n>	295

20.9 CTI_OUTEN <n>, n=0-7, CTI Channel <n> to Trigger Enable Register</n></n>	296
20.10 CTI_TRIGINSTATUS, CTI Trigger Input Status Register	297
20.11 CTI_TRIGOUTSTATUS, CTI Trigger Output Status Register	298
20.12 CTI_CHINSTATUS, CTI Channel Input Status Register	299
20.13 CTI_CHOUTSTATUS, CTI Channel Output Status Register	300
20.14 CTI_CHANNELGATE, CTI Channel Gate Register	301
20.15 CTI_ITCHOUT, Integration Test Channel Output Register	302
20.16 CTI_ITTRIGOUT, Integration Test Trigger Output Register	303
20.17 CTI_ITCHIN, Integration Test Channel Input Register	304
20.18 CTI_ITTRIGIN, Integration Test Trigger Input Register	305
20.19 CTI_ITCONTROL, Integration Mode Control Register	306
20.20 CTI_DEVARCH, Device Architecture Register	306
20.21 CTI_DEVID, Device Configuration Register	307
20.22 CTI_DEVTYPE, Device Type Identifier Register	308
20.23 CTI_PIDR4, Peripheral Identification Register 4	309
20.24 CTI_PIDR5, Peripheral Identification Register 5	310
20.25 CTI_PIDR6, Peripheral Identification Register 6	310
20.26 CTI_PIDR7, Peripheral Identification Register 7	311
20.27 CTI_PIDRO, Peripheral Identification Register 0	312
20.28 CTI_PIDR1, Peripheral Identification Register 1	313
20.29 CTI_PIDR2, Peripheral Identification Register 2	314
20.30 CTI_PIDR3, Peripheral Identification Register 3	315
20.31 CTI_ CIDRO, Component Identification Register 0	315
20.32 CTI_ CIDR1, Component Identification Register 1	316
20.33 CTI_ CIDR2, Component Identification Register 2	317
20.34 CTI_ CIDR3, Component Identification Register 3	318
21. BreakPoint Unit	210
21.1 BPU features	
21.2 BPU register summary	
Z1.Z DPO register summary	317
A. External Wakeup Interrupt Controller	321
A.1 EWIC features	321
A.2 EWIC register summary	322
A.2.1 EWIC_CR, EWIC Control Register	322
A.2.2 EWIC_ASCR, EWIC Automatic Sequence Control Register	323
A.2.3 EWIC CLRMASK, EWIC Clear Mask Register	325

A.2.4 EWIC_NUMID, EWIC Event Number ID Register	325
A.2.5 EWIC_MASKA and EWIC_MASKn, EWIC Mask Registers	326
A.2.6 EWIC_PENDA and EWIC_PENDn, EWIC Pend Event Registers	328
A.2.7 EWIC_PSR, EWIC Pend Summary Register	329
A.2.8 EWIC CoreSight™ register summary	330
A.2.9 EWIC_CLAIMSET, EWIC Claim Tag Set Register	331
A.2.10 EWIC_CLAIMCLR, EWIC Claim Tag Clear Register	332
B. Trace Port Interface Unit	334
B.1 TPIU features	334
B.1.1 TPIU Formatter	335
B.1.2 Serial Wire Output format	336
B.2 TPIU register summary	336
B.2.1 TPIU_SSPSR, Supported Port Size Register	338
B.2.2 TPIU_CSPSR, Current Port Size Register	339
B.2.3 TPIU_SPPR, Selected Pin Protocol Register	340
B.2.4 TPIU_PSCR, Periodic Synchronization Counter Register	341
B.2.5 TPIU_ACPR, Asynchronous Clock Prescaler Register	341
B.2.6 TPIU_FFSR, Formatter and Flush Status Register	342
B.2.7 TPIU_FFCR, Formatter and Flush Control Register	343
B.2.8 TPIU_TRIGGER, TPIU TRIGGER Register	344
B.2.9 ITFTTD0, Integration Test FIFO Test Data 0 Register	345
B.2.10 ITATBCTR2, Integration Test ATB Control Register 2	346
B.2.11 ITFTTD1, Integration Test FIFO Test Data 1 Register	346
B.2.12 ITATBCTRO, Integration Test ATB Control O Register	347
B.2.13 TPIU_ITCTRL, Integration Mode Control	348
B.2.14 CLAIMSET, Claim Tag Set Register	349
B.2.15 CLAIMCLR, Claim Tag Clear Register	350
B.2.16 TPIU_DEVID, Device Configuration Register	351
B.2.17 TPIU_DEVTYPE, Device Type Identifier Register	352
B.2.18 TPIU_PIDR4, Peripheral Identification Register 4	352
B.2.19 TPIU_PIDR5, Peripheral Identification Register 5	353
B.2.20 TPIU_PIDR6, Peripheral Identification Register 6	354
B.2.21 TPIU_PIDR7, Peripheral Identification Register 7	355
B.2.22 TPIU_PIDRO, Peripheral Identification Register O	355
B.2.23 TPIU_PIDR1, Peripheral Identification Register 1	356

B.2.24 TPIU_PIDR2, Peripheral Identification Register 2	357
B.2.25 TPIU_PIDR3, Peripheral Identification Register 3	358
B.2.26 TPIU_ CIDRO, Component Identification Register 0	359
B.2.27 TPIU_ CIDR1, Component Identification Register 1	359
B.2.28 TPIU_ CIDR2, Component Identification Register 2	360
B.2.29 TPIU_ CIDR3, Component Identification Register 3	361
C. Signal descriptions	362
C.1 Clock and clock enable signals	362
C.2 Reset signals	362
C.3 Static configuration signals	363
C.4 Reset configuration signals	365
C.5 Cache initialization signal	366
C.6 Instruction execution control signals	367
C.7 Instruction Tightly Coupled Memory interface signals	367
C.8 Data Tightly Coupled Memory interface signals	369
C.9 M-AXI interface signals	370
C.9.1 M-AXI interface protection signals	373
C.10 S-AHB interface signals	374
C.10.1 S-AHB interface protection signals	375
C.11 P-AHB interface signals	375
C.11.1 P-AHB interface protection signals	376
C.12 D-AHB interface signals	377
C.12.1 D-AHB interface protection signals	377
C.13 EPPB interface signals	378
C.13.1 EPPB interface protection signals	378
C.14 External coprocessor interface signals	379
C.15 Arm Custom Instructions signals	380
C.16 Debug interface signals	380
C.17 P-Channel and Q-Channel power control signals	381
C.18 Q-Channel clock control signals	382
C.19 Power compatibility control signals	383
C.20 ITM interface signals	383
C.21 ETM interface signals	383
C.22 Trace synchronization and trigger signals	384
C 23 CTI interface signals	38/

C.24 Interrupt signals	384
C.25 WIC interface signals	385
C.26 Event signals	387
C.27 IDAU interface signals	387
C.28 Miscellaneous signals	388
C.29 Error interface signals	392
C.30 Floating-point exception signals	393
C.31 PMC-100 interface signals	393
C.32 Test interface signals	395
C.33 DCLS operation signals	395
C.33.1 Control and reporting	396
D. UNPREDICTABLE Behaviors	401
D.1 Use of instructions defined in architecture variants	401
D.2 Use of Program Counter - R15 encoding	401
D.3 Use of Stack Pointer - as a general-purpose register R13	401
D.4 Register list in load and store multiple instructions	402
D.5 Exception-continuable instructions	402
D.6 Stack limit checking	
D.7 UNPREDICTABLE instructions within an IT block	403
D.8 Memory access and address space	404
D.9 MPU programming	
D.10 Miscellaneous UNPREDICTABLE instruction behavior	
E. Revisions	407
F 1 Revisions	407

## 1. Preface

### 1.1 About this book

Information about the revision status and the intended audience for the book.

### 1.1.1 Product revision status

The  $r_x p_y$  identifier indicates the revision status of the product described in this book, for example,  $r_1p_2$ , where:

**rx** Identifies the major revision of the product, for example, r1.

py Identifies the minor revision or modification status of the product, for

example, p2.

### 1.1.2 Intended audience

This manual is written to help system designers, system integrators, verification engineers, and software programmers who are implementing a *System on Chip* (SoC) device based on the Cortex®-M55 processor.

## Using this book

Information about the chapters in this book.

This book is organized into the following chapters:

- 1 Introduction
- 2 Technical overview
- 3 Programmers model
- 4 System registers
- 5 Initialization
- 6 Power management
- 7 Memory model

- 8 Memory Authentication
- 9 Memory system
- 10 Reliability, Availability, and Serviceability Extension support
- 11 Nested Vectored Interrupt Controller
- 12 External coprocessors
- 13 Arm Custom Instructions
- 14 Floating-point and MVE support
- 15 Debug
- **16 Performance Monitoring Unit Extension**
- 17 Instrumentation Trace Macrocell
- 18 Data Watchpoint and Trace unit
- 19 Cross Trigger Interface
- 20 BreakPoint Unit

## Glossary

The Arm® Glossary is a list of terms used in Arm® documentation, together with definitions for those terms. The Arm® Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the Arm Glossary for more information.

## Typographic conventions

The typographic conventions used throughout this document are as follows.

### Typographic conventions

Convention	Use
italic	Citations.
bold	Highlights interface elements, such as menu names.
	Also used for terms in descriptive lists, where appropriate.
monospace	Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.


Convention	Use	
monospace	Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.	
monospace italic	Denotes arguments to monospace text where the argument is to be replaced by a specific value.	
<and></and>	Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example:	
	MRC p15, 0, <rd>, <crn>, <crm>, <opcode_2></opcode_2></crm></crn></rd>	
SMALL CAPITALS	Used in body text for a few terms that have specific technical meanings, that are defined in the Arm® Glossary. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.	

### **Timing diagrams**

The following figure explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.

Figure 1-1: Key to timing diagram conventions



## **Signals**

The signal conventions are:

### Signal level

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals.
- LOW for active-LOW signals.

#### Lowercase n

At the start or end of a signal name, n denotes an active-LOW signal.

### 1.1.4 Additional reading

Information published by Arm and by third parties.

This book contains information that is specific to this product. See the following documents for other relevant information.

#### **Arm publications**

- Arm®v8-M Architecture Reference Manual (DDI 0553)
- Arm® AMBA® 5 AHB Protocol Specification (IHI 0033)
- AMBA® APB Protocol Version 2.0 Specification (IHI 0024C)
- AMBA® ATB Protocol Specification (IHI 0032)
- AMBA® AXI and ACE Protocol Specification (IHI 0022)
- Arm® CoreSight™ System-on-Chip SoC-600 Technical Reference Manual (100806)
- Arm<sup>®</sup> CoreSight<sup>™</sup> TPIU-M Technical Reference Manual (102427)
- AMBA® Low Power Interface Specification (IHI 0068)
- Arm® Embedded Trace Macrocell Architecture Specification ETMv4 (ARM IHI 0064)
- Arm® CoreSight<sup>™</sup> Architecture Specification v3.0 (IHI 0029)
- Arm® Debug Interface Architecture Specification, ADIv6.0 (IHI 0074)
- Arm® Reliability, Availability, and Serviceability (RAS) Specification (DDI 0587)
- Arm® CoreSight™ ETM-M55 Technical Reference Manual (101053)
- Arm®v8.1-M Performance Monitoring User Guide Application Note (ARM051-799564642-251)
- Arm® PMC-100 Technical Reference Manual (101528)

The following confidential book is only available to licensees:

• Arm® Cortex®-M55 Processor Integration and Implementation Manual (101052)

### Other publications

- IEEE Std 1149.1-2001, Test Access Port and Boundary-Scan Architecture (JTAG)
- ANSI/IEEE Std 754-2008, IEEE Standard for Binary Floating-Point Arithmetic

## 1.2 Feedback

Arm welcomes feedback on this product and its documentation.

### 1.2.1 Feedback on this product

Information about how to give feedback on the product.

If you have any comments or suggestions about this product, contact your supplier and give:

- The product name.
- The product revision or version.
- An explanation with as much information as you can provide. Include symptoms and diagnostic
  procedures if appropriate.

### 1.2.2 Feedback on content

Information about how to give feedback on the content.

If you have comments on content then send an e-mail to errata@arm.com. Give:

- The title Arm® Cortex®-M55 Processor Technical Reference Manual.
- The number 101051\_0101\_02\_en.
- If applicable, the page number(s) to which your comments refer.
- A concise explanation of your comments.

Arm also welcomes general suggestions for additions and improvements.



Arm tests the PDF only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the quality of the represented document when used with any other PDF reader.

## 2. Introduction

This chapter provides an overview of the Cortex®-M55 processor and its features.

## 2.1 Cortex®-M55 processor overview

The Cortex®-M55 processor is a fully synthesizable mid-range microcontroller class processor that implements the Arm®v8.1-M Mainline architecture which includes support for the *M-profile Vector Extension* (MVE). The processor also supports previous Arm®v8-M architectural features.

The design is focused on compute applications such as *Digital Signal Processing* (DSP) and machine learning. The Cortex®-M55 processor is energy efficient and achieves high compute performance across scalar and vector operations while maintaining low power consumption.

The processor can be configured to include *Dual-Core Lock-Step* (DCLS) functionality, which implements a redundant copy of most of the processor logic.

To support *Arm Custom Instructions* (ACIs), the processor includes optional *Custom Datapath Extension* (CDE) modules, which are embedded inside the logic. These modules are used to execute user-defined instructions that work on general-purpose integer, floating point, and MVE registers.



Where CDE is mentioned in this document, it is referring to the support of Arm Custom Instructions (ACIs).

The following figure shows the Cortex®-M55 processor in a typical system.

External Flash External memory CoreSight DMA **SRAM SRAM** components AXI Interface DTCM **ITCM** S-AHB EPPB M-AXI Processor **EPPB** PMC-100 P-AHB ETM D-AHB ITM APB **Peripheral EWIC TPIU** DAP APB

Trace

interface

Figure 2-1: Example processor system

For more information on the processor-level components, see 3.1 Cortex-M55 processor components on page 30.

## 2.2 Cortex®-M55 features

**EWIC** 

interface

The Cortex®-M55 processor implements the Arm®v8.1-M Mainline architecture and also supports previous Arm®v8-M architectural features.

For more information on Arm®v8-M and Arm®v8.1-M features and variants information, see the Arm®v8-M variants section in the Arm®v8-M Architecture Reference Manual.

• The 'Optional' column indicates a feature that can be optionally included, either by:

PMC-100

interface

Debugger



- Setting relevant RTL parameters. For example, if you include the Instrumentation Trace Macrocell (ITM).
- Being optionally licensed. For example, if you optionally license ETM-Cortex®-M55.
- The 'Configurable' column indicates a feature that can be configured to any permitted value by setting relevant RTL parameters. For example, you can configure the size of the instruction and data cache to be 4KB, 8KB, 16KB, 32KB, or 64KB.

Table 2-1: Cortex®-M55 processor architectural features

Feature	Architecture version	Always present?	Optional?	Configurable?	Details
Arm PMSAv8 memory system architecture with memory protection	-	Yes	-	-	-
Arm FPv5 hardware supporting scalar half, single, and double-precision floating-point operation that is compliant with IEEE754-2008	Arm®v8-M onwards	-	Yes	-	Optionally licensable component
DSP Extension	Arm®v8-M onwards	Yes	-	-	-
DSP Debug Extension	Arm®v8.1-M	Yes	-	-	-
Exception model	Arm®v8-M onwards	Yes	-	-	See 4.6 Exceptions on page 50 for more information.
External Implementation Defined Attribution Unit (IDAU)	-	Yes	-	-	Can be used only when the Security Extension is enabled
Level 1 (L1) instruction and data cache.	Arm®v8-M onwards	-	Yes	Yes	-
Main Extension	Arm®v8.1-M	Yes	-	-	Includes the 16-bit and 32-bit Thumb instruction set
Memory Protection Unit (MPU)	Arm®v8-M onwards	-	Yes	Yes	Supports up to 16 regions each for Secure and Non-secure applications
MVE, supporting Single Instruction Multiple Data (SIMD) 128-bit vector operations	Arm®v8.1-M	-	Yes	-	<ul> <li>Supported data types are:         <ul> <li>Integer</li> <li>Half precision floating-point (supported when floating-point functionality is included)</li> </ul> </li> <li>Single precision floating-point (supported when floating-point functionality is included)</li> <li>MVE is also referred to as Arm® Helium™ technology</li> </ul>
Support for <i>Data Independent Timing</i> (DIT) operation	Arm®v8.1-M	Yes	-	-	See the Arm®v8-M Architecture Reference Manual.
Nested Vector Interrupt Controller (NVIC)	Arm®v8-M onwards	Yes	-	Yes	Supports up to 480 external interrupts with up to 256 priority levels
Reliability, Availability, and Serviceability (RAS) Extension	Arm®v8.1-M	Yes	-	-	-
Security Attribution Unit (SAU)	Arm®v8-M onwards	-	Yes	Yes	Supports up to eight Non-secure or Non-secure Callable memory regions
Security Extension	Arm®v8-M onwards	-	Yes	-	The Security Extension is an implementation of Arm® TrustZone® technology
Unprivileged Debug Extension (UDE)	Arm®v8.1-M	Yes	-	-	-

Feature		Always present?		Configurable?	Details
Custom Datapath Extension (CDE)	Arm®v8-M	-	Yes		Support for CDE adds classes of Arm Custom Instructions (ACIs) in the coprocessor instruction space.

### Debug and trace features

The following table shows the debug and trace features of the processor.

#### Table 2-2: Debug and trace features

Feature	Architecture version	Always present?	Optional?	Configurable?	Details
BreakPoint Unit (BPU) and comparator support	Arm®v8-M onwards	-	Yes	Yes	Four or eight comparators are supported
Data Watchpoint and Trace (DWT) unit and comparator support	Arm®v8-M onwards	-	Yes	Yes	Supports the Performance Monitoring Unit (PMU). Two, four, or eight comparators are supported
Embedded Trace Macrocell (ETM)	Arm (ETM) v4.5	-	Yes	-	Optionally licensable component.
ITM	Arm®v8-M onwards	-	Yes	-	-
PMU	Arm®v8.1-M	-	Yes	-	Present when the DWT is included

## 2.3 Supported standards and specifications

The Cortex®-M55 processor complies with, or implements, the relevant Arm architectural standards and protocols.

This book complements architecture reference manuals, architecture specifications, protocol specifications, and relevant external standards. It does not duplicate information from these sources.

### Arm architecture

The Cortex®-M55 processor is compliant with the Arm®v8.1-M Mainline architecture and also supports previous Arm®v8-M architectural features. See 2.2 Cortex-M55 features on page 23 for more information.

#### Bus architecture

The Cortex®-M55 processor implements AMBA® 5 AXI-compliant *Manager AXI* (M-AXI) interface for slow on-chip or off-chip memory and devices.

It also provides external interfaces that comply with the AMBA® 5 AHB protocol.

Additionally, the Cortex®-M55 processor implements interfaces for CoreSight<sup>™</sup> and other debug components and optional PMC-100 controller for on-line MBIST using the AMBA® 4 APB protocol (this is the same as APB protocol version 2.0) and the ATBv1.1 part of the AMBA® 4 ATB protocol.

For more information, see the:

- AMBA® AXI and ACE Protocol Specification
- Arm® AMBA® 5 AHB Protocol Specification
- AMBA® APB Protocol Version 2.0 Specification
- AMBA® ATB Protocol Specification

The Cortex®-M55 processor also provides P-Channel and Q-Channel interfaces for power and clock control. See the AMBA® Low Power Interface Specification.

For more overview information on bus interfaces, see 3.2 Interfaces on page 39.

### Debug

The debug features of the Cortex®-M55 processor implement the Arm Debug Interface v6.0 architecture.

See the Arm® Debug Interface Architecture Specification, ADIv6.0.

#### **Embedded Trace Macrocell**

The trace features of the Cortex®-M55 processor implement the Arm *Embedded Trace Macrocell* (ETM) v4.5 architecture.

See the Arm® CoreSight™ ETM-M55 Technical Reference Manual for more information on ETM-Cortex®-M55 which is an optional component that you can license.

### **Extension Processing Unit**

The Extension Processing Unit (EPU) performs scalar floating-point and vector operations.

The EPU is configured to include a scalar floating-point functionality, which supports half-precision, single-precision, and double-precision arithmetic as defined by the Arm FPv5 architecture.

The EPU implements MVE, which can support:

- Half-precision, single-precision, and double-precision floating-point
- Integer, half-precision, and single-precision vector arithmetic

See 3.7 Cortex-M55 implementation options on page 42.

The Cortex®-M55 processor provides floating-point computation functionality that is included with Floating-point and MVE, which is compliant with the ANSI/IEEE Std 754-2008, IEEE Standard for Binary Floating-Point Arithmetic.

## 2.4 Design tasks

The Cortex®-M55 processor is delivered as synthesizable RTL that must go through implementation, integration, and programming processes before you can use it in a product.

The following definitions describe each top-level process in the design flow:

### Implementation

The implementer configures and synthesizes the RTL.

### Integration

The integrator connects the Cortex®-M55 processor into an SoC. This includes connecting it to a memory system and peripherals.

### **Programming**

The system programmer develops the software required to configure and initialize the Cortex®-M55 processor and tests the required application software.

Implementation and integration choices affect the behavior and features of the Cortex®-M55 processor.

The operation of the final device depends on:

### **Build configuration**

The implementer chooses the options that affect how the RTL source files are pre-processed. These options usually include or exclude logic that affects one or more of the area, maximum frequency, and features of the resulting macrocell.

#### Configuration inputs

The integrator configures some features of the Cortex®-M55 processor by tying inputs to specific values. These configurations affect the start-up behavior before any software configuration is made. They can also limit the options available to the software.

### Software configuration

The programmer configures the Cortex®-M55 processor by programming particular values into registers. This affects the behavior of the Cortex®-M55 processor.



This manual refers to **IMPLEMENTATION-DEFINED** features that are applicable to build configuration options. Reference to a feature that is included means that the appropriate build and signal configuration options have been selected. Reference to an enabled feature means that software has also configured the feature.

## 2.5 Documentation

The Cortex®-M55 processor documentation can help you complete the top-level processes of implementation, integration, and programming that are required to use the product correctly.

The Cortex®-M55 processor documentation includes a Technical Reference Manual, an Integration and Implementation Manual, and User Guide Reference Material.

#### **Technical Reference Manual**

The *Technical Reference Manual* (TRM) describes the functionality and the effects of functional options on the behavior of the Cortex®-M55 processor. It is required at all stages of the design flow. Some behavior described in the TRM might not be relevant because of the way that the Cortex®-M55 processor is implemented and integrated. If you are programming the Cortex®-M55 processor, then contact the implementer to determine:

- The build configuration of the implementation.
- What integration, if any, was performed before implementing the Cortex®-M55 processor.

### Integration and Implementation Manual

The Integration and Implementation Manual (IIM) describes:

- The available build configuration options and related issues in selecting them.
- How to configure the Register Transfer Level (RTL) with the build configuration options.
- How to integrate the Cortex®-M55 processor into an SoC. This includes a description of the integration kit and describes the pins that the integrator must tie off to configure the macrocell for the required integration.
- How to implement the Cortex®-M55 processor into your design. This includes *Memory Built-In Self Test* (MBIST) and *Design for Test* (DFT) information, and information on how to perform netlist dynamic verification on the Cortex®-M55 processor.
- The processes to sign off the integration and implementation of the design.

The Arm product deliverables include reference scripts and information about using them to implement your design.

Reference methodology documentation from your EDA tools vendor and the *implementation* Reference Methodology (iRM) readme.txt provided by Arm complements the IIM.

The IIM is a confidential book that is only available to licensees and Arm partners with an NDA agreement.

### **User Guide Reference Material**

This document provides reference material that Arm partners can configure and include in a User Guide for an Arm Cortex®-M55 processor. Typically:

- Each chapter in this reference material might correspond to a section in the User Guide.
- Each top-level section in this reference material might correspond to a chapter in the User Guide.

However, you can organize this material in any way, subject to the conditions of the license agreement under which Arm supplied the material.

See the 1.1.4 Additional reading on page 20 for more information about the books that are associated with the Cortex®-M55 processor.

## 2.6 Product revisions

The following product revisions have been released.

r0p0	First beta release for rOpO
r0p1	First early access release for rOp1
r0p2	First release for r0p2
r1p0	First early access release for r1p0
r1p1	First release for r1p1


## 3. Technical overview

This chapter describes the Cortex®-M55 processor components and configuration options.

## 3.1 Cortex®-M55 processor components

The Cortex®-M55 processor has fixed and optional component blocks.

Figure 3-1: Cortex®-M55 processor block diagram





• For more information on the PDCORE, PDDEBUG, PDEPU, and PDRAMS power domains, and their clocking, reset, and power requirements, see 7. Power management on page 126.

The following table describes the various processor components shown in the processor block diagram.

### **Table 3-1: Processor components**

Block	Component					
Processor core	The Cortex®-M55 processor core has an <i>Instruction Fetch Unit</i> (IFU) that is closely coupled with the <i>Data Processing Unit</i> (DPU). For more information, see 3.1.1 Cortex-M55 processor core on page 32.					
Extension	The EPU performs:					
Processing Unit (EPU)	Scalar floating-point operations					
(LFO)	M-class Vector Extension (MVE) operations					
	For more information, see 3.1.2 Extension Processing Unit on page 33. The EPU can be optionally included.					
Memory	The memory components are:					
components	Memory Authentication Unit (MAU). For more information on the MAU, see 3.1.3.1 Memory Authentication Unit on page 34. The MAU contains:					
	Security Attribution Unit (SAU)					
	TCM Gate Unit (TGU)					
	Secure MPU region, MPU_S, which is always optionally configured					
	Non-secure MPU region, MPU_NS, which is always optionally configured					
	Load Store Unit (LSU)					
	TCM Control Unit (TCU)					
	Data Cache Unit (DCU) and Data RAM (DRAM)					
	Instruction Cache Unit (ICU) and Instruction RAM (IRAM)					
	Bus Interface Unit (BIU)					
	STore Buffer (STB)					
	MBIST Interface Unit (MIU)					
	For more information on the memory system, see 3.1.3.2 Memory system on page 36.					
Interrupt	The interrupt components are:					
components	Nested Vectored Interrupt Controller (NVIC)					
	External Wakeup Interrupt Controller (EWIC), which can be optionally included					
	Internal Wakeup Interrupt Controller (IWIC), which can be optionally included					
	For more information on the interrupt-related components, see 3.1.4 Interrupt components on page 36.					

Block	Component				
Debug and trace	The debug and trace components are:				
components	BreakPoint unit (BPU)				
	Cross Trigger Interface (CTI), which is optionally configured				
	• CoreSight <sup>™</sup> -compliant <i>Debug Access Port</i> (DAP), CoreSight <sup>™</sup> DAP-Lite2, which is available for download when you license Cortex®-M55 processor IP.				
	Data Watchpoint and Trace (DWT) unit				
	Performance Monitoring Unit (PMU), which is located in the DWT				
	Embedded Trace Macrocell (ETM), which is an optional licensable component.				
	Instrumentation Trace Macrocell (ITM)				
	Trace Port Interface Unit (TPIU)				
	• CoreSight <sup>™</sup> -compliant <i>Embedded Trace Buffer</i> (ETB) functionality support. The ETB is not delivered as a part of the IP deliverable. The ETB is an optional licensable component which is available when you license either the CoreSight <sup>™</sup> SoC-600 or CoreSight <sup>™</sup> SoC-600M. The Cortex®-M55 IP deliverable has a placeholder for ETB integration.				
	For more information on the debug and trace related components, see 3.1.5 Debug and trace components on page 37.				



- If the Cortex®-M55 processor is configured with minimal debug, then the ETM and ITM cannot be included.
- If the Cortex®-M55 processor is configured with reduced set or full set debug, then the ETM and ITM are optional.
- If the Cortex®-M55 processor is configured with the reduced set or the full set debug, then the BPU and DWT are always included.

Table 3-2: Processor components related to functional safety and testing

Block	Component	
Testing components	The testing components are:	
	Programmable MBIST Controller (PMC-100)	
	Software Built-In Self-Test (SBIST) components	

## 3.1.1 Cortex®-M55 processor core

The Cortex®-M55 processor core has an *Instruction Fetch Unit* (IFU) that is closely coupled with the *Data Processing Unit* (DPU).

The DPU contains the logic to:

- Decode and execute scalar integer instructions
- Handle the register transfer operations required for exception entry and exit

The Cortex®-M55 processor core has the following features:

- An in-order four-stage integer pipeline with early completion of common arithmetic instructions.
- Two Arithmetic Logic Units (ALUs):
  - One ALU for regular shift and arithmetic operations, including limited support for dualissue.
  - One ALU that can handle the SIMD operations included in the *Digital Signal Processing* (DSP) Extension.
- The core can handle up to two 32-bit vector load operations in parallel, when *M-profile Vector Extension* (MVE) is configured in the Cortex®-M55 processor.
- Harvard bus interfaces with vector fetch capability on the instruction side to optimize exception entry for efficient operation of compute workloads.
  - 32-bit instruction fetch data width.
  - 64-bit load/store data width.
- Optimized set of integer register bank ports for energy-efficient operation.
- Integer divide unit with support for operand-dependent early termination. In this context, early termination refers to operations that terminate sooner than the expected number of cycles for the integer divide unit. Early termination capabilities depend on the data that enters the pipeline.
- Single cycle branch latency in most instances, without a requirement for branch prediction.
- Limited dual-issue of common 16-bit instruction pairs.
- Support for exception-continuable load and store multiple accesses.
- Instruction gueue to decouple instruction fetching and instruction execution.
- Data prefetch to minimize the effect of AXI latency when accessing consistent patterns of cacheable data.



The Cortex®-M55 processor core works with the Extension Processing Unit (EPU), when configured to provide full support for:

- Integer and floating-point operations included in MVE
- Scalar half-precision, single-precision, and double-precision floating-point operations

To support Arm Custom Instructions (ACIs), the processor includes optional Custom Datapath Extension (CDE) modules, which are embedded inside the logic. These modules are used to execute user-defined instructions that work on general-purpose integer, floating point, and MVE registers.

### 3.1.2 Extension Processing Unit

The Extension Processing Unit (EPU) includes support for all the instructions in the M-profile Vector Extension (MVE) and half, single, and double-precision scalar FPv5 architecture.

The EPU has the following features:

- MVE is implemented using a 64-bit arithmetic and load/store data-path in a two beats per tick configuration. A beat is the execution of ¼ of an MVE instruction. Instructions can overlap to allow full utilization of the logic with a sustained bandwidth of 64-bit Multiply ACcumulate (MAC) and 64-bit load/store per cycle. For more information on vector operation terminology, see Arm®v8-M Architecture Reference Manual.
- Extended register file, which is optimized for efficient vector operations.
- Floating-point MAC unit capable of a throughput of up to two single-precision or four-half precision MAC instructions every cycle when MVE is included in the Cortex®-M55 processor, or one single or half-precision MAC every cycle when only scalar floating-point is configured.
- Area optimized double-precision floating-point implementation.
- Support for Security Extension including lazy context stacking.

To support Arm Custom Instructions (ACIs), the EPU includes a floating-point and MVE CDE module. This module is used to execute user-defined instructions that work on floating-point and MVE registers. If the optional EPU is not present, then the optional floating-point CDE module is not present.

## 3.1.3 Memory components


The Cortex®-M55 processor memory components consist of the *Memory Authentication Unit* (MAU) and memory system interfaces.

### 3.1.3.1 Memory Authentication Unit

The Cortex®-M55 processor *Memory Authentication Unit* (MAU) contains several units that control access to the memory.

The following figure shows the MAU block diagram.

Figure 3-2: MAU block diagram



### **Memory Protection Unit**

The Memory Protection Unit (MPU) supports the Arm Protected Memory System Architecture (PMSA). Therefore, the MPU provides programmable support for memory protection using many software controllable regions. This unit defines the memory attributes that are associated with a particular memory region and the access permissions of addresses. Memory regions can be programmed to generate faults when accessed inappropriately, for example, by unprivileged software, reducing the scope of incorrectly written application code. The architecture includes fault status registers to allow an exception handler to determine the source of the fault and to apply corrective action or notify the system.

If the Security Extension is implemented, the entire MPU logic can be split into Secure and Non-secure MPU regions.

### **Security Attribution Unit**

The Security Attribution Unit (SAU) defines and authenticates accesses to memory based on the Security state of the core or the debugger. These states can be any of the following:

- Non-secure.
- Secure and Non-secure Callable.
- Secure.

#### **TCM Gate Unit**

The TCM Gate Unit (TGU) controls software and Subordinate AHB (S-AHB) accesses to the TCMs based on the security attribute of the access.

#### Interface to the IDAU

The MAU contains an interface to the *Implementation Defined Attribution Unit* (IDAU), which is present outside the core and not a part of the Cortex®-M55 processor. This unit defines memory regions as being either Secure, Non-secure, Non-secure Callable, or exempt from security checking. The final security mapping of memory regions is a combination of the response from the SAU and IDAU.

### 3.1.3.2 Memory system

The Cortex®-M55 processor memory system provides the interface between the core and the caches, external memory interfaces, and internal memory-mapped registers.

The memory system includes:

- A single interface to an Instruction Tightly Coupled Memory (ITCM) and four interfaces to Data Tightly Coupled Memories (DTCMs), DOTCM, D1TCM, D2TCM, and D3TCM
- A Manager AXI (M-AXI) interface that can be used for on-chip or off-chip memory and devices
- A Peripheral AHB (P-AHB) interface for access to external peripherals
- A Subordinate AHB (S-AHB) interface for system access to the TCMs
- An L1 instruction cache
- An L1 data cache
- An External Private Peripheral Bus (EPPB) interface for CoreSight<sup>™</sup> debug and trace components
- A STore Buffer (STB) to hold store operations when they have left the load/store pipeline and the DPU has committed them. From the STB, a store can do any of the following:
  - Request access to the cache RAM through the DCU
  - Request the Bus Interface Unit (BIU) to initiate linefills
  - Request the BIU to write data on the M-AXI interface
  - Reguest access to the instruction or data TCM through the TCU
  - Request access to internal peripheral registers associated with the Private Peripheral Bus (PPB)

If there are several store transactions that are associated with the same 64-bit aligned doubleword, the STB can merge these store transactions into a single transaction.

For more information, see:

- 8. Memory model on page 143.
- 3.1.3.2 Memory system on page 36.

# 3.1.4 Interrupt components

The Cortex®-M55 processor interrupt components are responsible for low-latency interrupt processing and enabling the Cortex®-M55 processor to enter and wake up from low-power state.

### 3.1.4.1 NVIC features

The Cortex®-M55 processor *Nested Vectored Interrupt Controller* (NVIC) is closely integrated with the core to achieve low-latency interrupt processing.

The NVIC is responsible for:

- Maintaining the current execution priority of the Cortex®-M55 processor.
- Maintaining the pending and active status of all exceptions that are supported.
- Invoking preemption when a pending exception has priority.
- Providing wakeup signals to wakeup the Cortex®-M55 processor from deep sleep mode.
- Providing support to the Internal Wakeup Interrupt Controller (IWIC) and External Wakeup Interrupt Controller (EWIC).
- Providing priority and exception information to other processor components.

The NVIC in the Cortex®-M55 processor allows up to 496 exceptions, of which, 480 can be regular external interrupts.

# 3.1.4.2 Wakeup Interrupt Controller

The Cortex®-M55 processor supports a *Wakeup Interrupt Controller* (WIC) unit that allows the Cortex®-M55 processor to enter low-power state.

There are two WICs that are supported:

- An *Internal Wakeup Interrupt Controller* (IWIC) that is synchronous with the processor and contained within the Cortex®-M55 processor boundary.
- An External Wakeup Interrupt Controller (EWIC), which is a system-level component that can be asynchronous to the Cortex®-M55 processor.

The Cortex®-M55 processor supports any of the following:

- No WIC.
- IWIC only.
- EWIC only.
- Both IWIC and EWIC.

# 3.1.5 Debug and trace components

The Cortex®-M55 processor supports multiple debug and trace components.

#### **BreakPoint Unit**

A configurable BreakPoint Unit (BPU) for implementing breakpoints.

## **Data Watchpoint and Trace**

A configurable *Data Watchpoint and Trace* (DWT) unit for implementing watchpoints, data tracing, and system profiling.

#### Instrumentation Trace Macrocell

An optional *Instrumentation Trace Macrocell* (ITM) that supports printf() style debugging using instrumentation trace.

### **Performance Monitoring Unit**

A *Performance Monitoring Unit* (PMU) which enables software and debugger to gather statistics on events taking place on the Cortex®-M55 processor. These statistics can be used for performance analysis and system debug.

The PMU is always present when the DWT is present.

### **ROM** tables

ROM tables allow debuggers to determine which CoreSight<sup>™</sup> components are implemented in the Cortex®-M55 processor.

## Debug and trace interfaces

These interfaces are suitable for:

- Passing on-chip data through a *Trace Port Interface Unit* (TPIU) to a *Trace Port Analyzer* (TPA), including *Serial Wire Output* (SWO) mode
- Integrating a *Debug Access Port* (DAP), which is a debug port that is used to control debug functionality
- Integrating a CoreSight™ *Embedded Trace Buffer* (ETB), which is an optional licensable component for trace data to be written to an external SRAM

### **Cross Trigger Interface**

The Cross Trigger Interface (CTI) enables the debug logic and Embedded Trace Macrocell (ETM) to interact with each other and with other CoreSight<sup>™</sup> components.

#### **Embedded Trace Macrocell**

The optional **EMBEDDED TRACE MACROCELL** (ETM) provides instruction-only trace capabilities. For more information, see the  $Arm^{\$}$  CoreSight<sup>™</sup> ETM-M55 Technical Reference Manual.

# 3.1.6 Testing components

The Cortex®-M55 processor testing components perform on-line *Memory Built-In Self Test* (MBIST) and *Software Built-In Self Test* (SBIST) to test functional logic.

## 3.1.6.1 PMC-100

PMC-100 is an optional on-line *Memory Built-In Self Test* (MBIST) controller that is used to test RAMs, *Error Correcting Code* (ECC) logic, and any other associated logic.

# 3.1.6.2 SBIST controller

The Software Built-In Self Test (SBIST) controller is an optional component that is used to facilitate the testing of functional logic (excluding memories).

# 3.2 Interfaces

The following table summarizes the interfaces that the Cortex®-M55 processor supports.

For more information on the protocols in the following table, refer to the following specifications:



- Arm® AMBA® 5 AHB Protocol Specification
- AMBA® APB Protocol Version 2.0 Specification
- AMBA® ATB Protocol Specification
- AMBA® AXI and ACE Protocol Specification

Table 3-3: Interfaces

Name	Protocol	Width	Details
Manager AXI (M-AXI)	Compliant with AMBA® 5 AXI protocol	64-bit	Provides access to memory and peripheral components in the system.
Instruction Tightly Coupled Memory (ITCM) and Data Tightly Coupled Memory (DTCM)	-	<ul><li>ITCM: 32-bit</li><li>DTCM: 4 banks of 32-bits</li></ul>	One ITCM interface and four DTCM interfaces to provide high-bandwidth access from the Cortex®-M55 processor and <i>Subordinate AHB</i> (S-AHB) interface to local low-latency memory. The size of both TCM instances is configurable in the range of 4KB-16MB in powers of 2. The Cortex®-M55 processor also supports zero size TCMs.
S-AHB	AMBA® 5 AHB	64-bit	Provides system access to the TCMs. A <i>Direct Memory Access</i> (DMA) engine typically uses this interface.
Peripheral AHB (P-AHB) interface	AMBA® 5 AHB	32-bit	Provides access to system peripherals.
External Private Peripheral Bus (EPPB) interface	AMBA® 4 APB	32-bit	Used to connect to external CoreSight <sup>™</sup> -compliant peripherals.

Name	Protocol	Width	<b>Details</b>
PMC-100 external (PMC-100 APB) interface	AMBA® 4 APB subordinate interface	32-bit	Provides direct external access to the PMC-100 Programmable MBIST Controller.
Lockstep interface	-	-	Used to control <i>Dual-Core Lock-step</i> (DCLS) and report on comparator match and other errors
External IDAU interface	-	-	Allows the system to define security attributes.
ITM and ETM interfaces	AMBA® 4 ATB	8-bit	Provides tracing capability.
Coprocessor interface	-	64-bit	Used for closely-coupled external accelerator hardware.
Debug AHB (D-AHB) subordinate interface	AMBA® 5 AHB	32-bit	Provides debug access to registers, memory, and peripherals.
Cross Trigger Interface (CTI) interface	-	Four channels	Used for debug and trace synchronization. The CTI is optional, however the CTI interface is always present.
Power control interface	P-Channel and Q-Channel	-	Optional support for a number of internal power domains which can be enabled and disabled using the P-Channel and Q-Channel interfaces connected to a power controller in the system. For more information, see 7. Power management on page 126 or the Arm® Cortex®-M55 Processor Integration and Implementation Manual . The Arm® Cortex®-M55 Processor Integration and Implementation Manual is only available to licensees.
External Wakeup Interrupt Controller (EWIC) interface.	-	-	Provides access to an optional EWIC, which is a peripheral to the system and is suitable for sleep states where the entire processor sub-system is powered down.

# 3.3 Security

Arm® TrustZone® technology uses the Security Extension, which supports Secure and Non-secure states on all memory interfaces, including security gating on *Tightly Coupled Memory* (TCM) interfaces.

Memory and peripherals in the system can be marked as Secure, making them accessible only to code that is running in the Secure state.

Interrupts can be marked as Secure indicating that they are handled by Secure handler code in the Secure world.

Hardware protects all Secure resources, including firmware and sensitive data values from being visible to Non-secure code and debug. If you are programming in Secure state, you can choose which Secure functions can be called by Non-secure code, where the Secure functions can tightly control the parameters of such function calls.

# 3.4 Functional safety and reliability

The following are the Cortex®-M55 processor functional safety and reliability features.

- L1 cache and TCM interfaces support optional internal *Error Correcting Code* (ECC). All ECC errors are reported to the system on an external interface.
- Reliability, Availability, and Serviceability (RAS) Extension support.
- Optional interface parity protection included on the M-AXI, S-AHB, P-AHB, Debug AHB (D-AHB), EPPB, and PMC-100 interfaces.
- Dual-Core Lock-Step (DCLS) operation is supported. In DCLS configurations, there is a second, redundant copy of the majority of the processor core and Internal Wakeup Interrupt Controller (IWIC) logic. All inputs to the logic are duplicated and connected to both copies of the logic. The outputs from the two copies of logic are compared for errors. Faults can occur in either copy of the logic and cause errors on the outputs, however, comparators cannot determine whether the primary or redundant copy of logic is faulty.
- Optional *Programmable MBIST Controller* (PMC-100) for embedded memory and ECC logic testing during processor run-time. For more information, see the *Arm® PMC-100 Technical Reference Manual*. The processor also supports direct access to the PMC-100 from an external agent in the system through an AMBA® 4 APB subordinate interface as described in C.31 PMC-100 interface signals on page 393. Access to the PMC-100 on this interface is only permitted for requests marked as secure and privileged in PMCPPROT.
- Optional licensable Software Test Library (STL), which is designed to provide maximum fault coverage in a compact ROM image with short runtime.

  The processor contains observation points in the Nested Vectored Interrupt Controller (NVIC) and Memory Protection Unit (MPU) that can be used by the STL to improve fault coverage and reduce the number of instructions required in the tests. The library also uses PMC-100 to test the ECC and memory system of the processor. The MCU layer includes support for an optional SBIST controller unit and associated SBIST components that are used by the library code to control and monitor the test. The SBIST controller and associated SBIST components are delivered with the processor. For more information on the SBIST controller and associated SBIST components, see the Arm® Cortex®-M55 Processor Integration and Implementation Manual. The Arm® Cortex®-M55 Processor Integration and Implementation Manual is a confidential document that is available only to licensees and Arm partners with an NDA agreement.

# 3.5 Power intent

The Cortex®-M55 processor power intent features include:

- Support for multiple power domain *State Retention Power Gating* (SRPG) implementation through *Unified Power Format* (UPF). The UPF files are IEEE 1801-2009 compliant.
- Power control based on the Arm standard P-Channel and Q-Channel interfaces. For information on the P-Channel and Q-Channel logic interfaces, see AMBA® Low Power Interface Specification.

 Support for an Internal Wakeup Interrupt Controller (IWIC) and an External Wakeup Interrupt Controller (EWIC).

# 3.6 Performance considerations

Software can help to optimize the performance of the Cortex®-M55 processor.

To get the best performance out of the Cortex®-M55 processor, software can take the following considerations:

- Enable loop and branch info cache. By default the Low Overhead Branch (LOB) feature is disabled after reset. To enable this feature, software can set the LOB bit in the Configuration and Control Register (CCR), and then execute an ISB instruction. For more information on the CCR, see 5.1 System control register summary on page 53.
- Depending on the system design and if the value of CDPLPSTATE.ELPSTATE is set to 0b0, the processor can attempt to put the *Extension Processing Unit* (EPU) into a retention state while PDCORE continues to execute instructions. After the EPU enters a retention state, the processor will wake up the EPU automatically if software executes an FPU or *M-profile Vector Extension* (MVE) instruction. Putting the EPU in a retention state increases energy efficiency, however it is completely transparent to software. The automatic power switching sequences can cause delays to the program operation, reduce performance and energy efficiency due to the leakage power of the processor during the delays. For more information on the CPDLPSTATE register, see 5.17.1 CPDLPSTATE, Core Power Domain Low Power State Register on page 96.

# 3.7 Cortex®-M55 implementation options

The Cortex®-M55 processor has configurable options that the chip designer can set during the implementation and integration stages to match your functional requirements.

The following table shows the Cortex®-M55 processor configurable option available at implementation time.

Table 3-4: Cortex®-M55 processor configurable options

Feature	Options
Floating-point and M-profile Vector Extension (MVE) support	The floating-point and MVE features together specify the MVE functionality that is supported on the Cortex®-M55 processor. Floating-point functionality can either be included or excluded.  If floating-point functionality is not included, then the MVE options can be either of the following:  MVE not included.  Integer subset of MVE included.  If floating-point functionality is included, then half-precision, single-precision, and double-precision floating-point operation is supported. The MVE options can be any of the following:
	MVE not included.
	Integer subset of MVE included.
	<ul> <li>Integer, half-precision, and single-precision floating-point MVE are included.</li> </ul>
	Note: All other parameter combinations are invalid.
Inclusion of Security Extension	No Security Extension present
	Security Extension present
Coprocessor support	No support for coprocessor hardware
	Support for coprocessor hardware
Inclusion of Non-secure Memory Protection Unit (MPU)	0 region, 4 regions, 8 regions, 12 regions, or 16 regions
Inclusion of Secure Memory Protection Unit (MPU)	O region, 4 regions, 8 regions, 12 regions, or 16 regions when the Security Extension is included.
Inclusion of Security Attribution Unit (SAU)	O region, 4 regions, or 8 regions when the Security Extension is included.
Inclusion and size of instruction cache	No Instruction Cache Unit (ICU)
	ICU included and the size can be 4KB, 8KB, 16KB, 32KB, or 64KB
Inclusion and size of data cache	Area optimized M-AXI interface, no Data Cache Unit (DCU)
	DCU included and the size can be 4KB, 8KB, 16KB, 32KB, or 64KB
Inclusion of Error Correcting Code (ECC)	No ECC on caches or TCMs
	ECC on all implemented caches and TCMs
Number of interrupts	1-480 interrupts. To support non-contiguous mapping, you can remove individual interrupts.
Instruction and data cache ID	Unique identifier for instruction and data cache RAM implementation, and can take values 0-255.
Number of exception priority bits	3-8 priority bits.
Lowest interrupt latency interrupt numbers	Specifies interrupt numbers which support the lowest interrupt latency and the interrupt numbers which have one additional latency cycle.
	O indicates lowest latency.
	1 indicates one additional latency cycle.
Disable support for individual interrupts	When set to 1, support for individual interrupts is disabled, therefore, allowing a range of non-contiguous interrupts.

Feature	Options
Debug resources included. This feature also controls the	Minimal debug. No Halting debug or memory and peripheral access.
number of <i>Performance Monitoring Unit</i> (PMU) counters that are present.	Reduced set. Two data watchpoint comparators and four breakpoint comparators.
	Mid set. Four data watchpoint comparators and eight breakpoint comparators.
	Full set. Eight data watchpoint comparators and eight breakpoint comparators.
Inclusion of Instrumentation Trace Macrocell (ITM) and	No ITM or DWT trace
Data Watchpoint and Trace (DWT) trace	Complete ITM and DWT trace
Inclusion of Embedded Trace Macrocell (ETM)	No ETM support
	ETM instruction execution trace
Inclusion of Cross Trigger Interface (CTI)	No CTI
	CTI is included
Inclusion of Internal Wakeup Interrupt Controller (IWIC)	No IWIC
	IWIC is included
Number of IRQ lines supported by the IWIC and EWIC	The value always includes the three internal events NMI, RXEV, Debug monitor event, and at least one IRQ.
Inclusion of interface protection	No interface protection
	Interface protection is included. Interface protection provides parity bits to the bus interface to help with fault coverage in functional safety applications.
Inclusion of lockstep operation	No lockstep operation
	Dual Core Lockstep (DCLS) operation included
Inclusion of ITCM security gating	No ITCM security gate
	ICTM security gate included
ITCM security gate block size in bytes	2 <sup>(Instruction TCM Gate Unit (TGU) block size+5)</sup>
Number of ITCM security gate blocks	2 <sup>Maximum</sup> number of instruction TGU blocks
Inclusion of DTCM security gating	No DTCM security gate
	DCTM security gate included
DTCM security gate block size in bytes	2(Data TGU block size+5)
Number of DTCM security gate blocks	2 <sup>Maximum</sup> number of data TGU blocks
PMC-100 support	No Programmable MBIST Controller (PMC-100)
	PMC-100 included
Number of PMC-100 program registers	Specifies the number of program registers implemented in PMC-100. Values 0 and 1 are reserved. The range is 2-32.
Reset all registers functionality	Specifies whether all synchronous states or only the architecturally required states are reset.
	Only reset states that architecture requires.
	Reset all synchronous states.
Arm Custom Instructions (ACIs) with Custom Datapath Extension (CDE) modules on a coprocessor basis	If CDE is not included for CP <n> instructions in the CP<n> encoding space, these instructions are executed on the coprocessor interface and the CDE modules are not used.  If CDE is implemented for CP<n> instructions in the CP<n> encoding space, these instructions are executed by a CDE module and the coprocessor interface is not used.</n></n></n></n>



 The parameter to control inclusion of the External Wakeup Interrupt Controller (EWIC) can be configured at the MCU level. The MCU level supports all the processor-level configuration and contains additional configuration parameters to configure the functionality that is specific to CoreSight™ components that are included in the system.

- Signal tie-offs determine the inclusion of the ITCM and DTCM.
- Additionally, there are static and reset configuration signals. For more information, see C.3 Static configuration signals on page 363 and C.4 Reset configuration signals on page 365.

# 4. Programmers model

This chapter describes the Cortex®-M55 processor register set, modes of operation, and provides information on programming the Cortex®-M55 processor.

The Cortex®-M55 programmers model is an implementation of the Main Extension architecture. For a complete description of the programmers model, see the *Arm®v8-M Architecture Reference Manual*.

# 4.1 Security states, operation, and execution modes

The Cortex®-M55 processor supports Secure and Non-secure Security states, Thread and Handler operating modes, and can run in either Thumb or Debug operating states. In addition, the Cortex®-M55 processor can limit or exclude access to some resources by executing code in privileged or unprivileged mode.

See the Arm®v8-M Architecture Reference Manual for more information about the modes of operation and execution.

## Security states

When the Security Extension is included in the Cortex®-M55 processor, the programmers model includes two orthogonal Security states, Secure state and Non-secure state. This means the processor is in Secure or Non-secure state, but not both at the same time. When the Security Extension is implemented, the Cortex®-M55 processor always resets into Secure state. When the Security Extension is not implemented, the Cortex®-M55 processor resets into Non-secure state. Each Security state includes a set of independent operating modes and supports both privileged and unprivileged user access. Registers in the *System Control Space* (SCS) are banked across Secure and Non-secure state, with the Non-secure register view available at an aliased address to Secure state.

When the Security Extension is not included in the Cortex®-M55 processor, the programmers model includes only the Non-secure state.

### **Operating modes**

For each Security state, the Cortex®-M55 processor can operate in Thread or Handler mode. The conditions which cause the Cortex®-M55 processor to enter Thread or Handler mode are as follows:

- The Cortex®-M55 processor enters Thread mode on reset, or as a result of an exception return to Thread mode. The Thread mode supports both privileged and unprivileged execution.
- The Cortex®-M55 processor enters Handler mode as a result of an exception. The Handler mode only supports privileged execution.

The Cortex®-M55 processor can change Security state on taking an exception. For example, when a Secure exception is taken from Non-secure state Thread or Handler mode, the Cortex®-M55 processor enters the Secure state Handler mode.

The Cortex®-M55 processor can also call Secure functions from Non-secure state and Non-secure functions from Secure state. The Security Extension includes requirements for these calls to prevent secure data from being accessed in Non-secure state.

## **Operating states**

The Cortex®-M55 processor can operate in T32 or Debug state:

- T32 state is the state of normal execution running 16-bit and 32-bit halfword-aligned
   T32 instructions.
- Debug state is the state when the Cortex®-M55 processor is in Halting debug.

## Privileged access and unprivileged user access

Code can execute as privileged or unprivileged. Unprivileged execution limits or excludes access to some resources appropriate to the current Security state. Privileged execution has access to all resources available to the Security state. Handler mode is always privileged. Thread mode can be privileged or unprivileged.

# 4.2 Instruction set summary

The Cortex®-M55 processor implements the Arm®v8.1-M instruction set.

These instructions include:

- All base instructions
- All instructions in the Main Extension
- All instructions in the Digital Signal Processing (DSP) Extension
- Optionally some of the coprocessor instructions:
  - ° CDP, CDP2
  - ° MCR, MCR2
  - MCRR, MCRR2
  - o MRC, MRC2
  - ° MRRC, MRRC2
- Optionally all instructions in the Security Extension
- Optionally all half-precision, single-precision, and double-precision instructions in the Floatingpoint Extension
- Optionally all vector operation instructions on integer operations in the *M-profile Vector Extension* (MVE)
- Optionally all vector operation instructions on half-precision and single-precision floating-point operations in MVE
- Optionally all the Reliability, Availability, and Serviceability (RAS) Extension instructions

For more information about these instructions, see the Arm®v8-M Architecture Reference Manual.

The processor also implements *Custom Datapath Extension* (CDE) instructions. The CDE introduces three classes of instructions in the coprocessor instruction space:

- Three instructions operate on the general-purpose register file.
- Three instructions operate on the floating-point register file.
- Three instructions operate on the MVE register file.

For specific information on the CDE instructions implemented in the processor, see 14. Arm Custom Instructions on page 243. For general information on CDE instructions, see the Arm®v8-M Architecture Reference Manual.

# 4.3 Exclusive monitor

The Cortex®-M55 processor implements a local exclusive monitor contained in the *Load Store Unit* (LSU). The local monitor within the Cortex®-M55 processor has been constructed not to hold any physical address, but instead treats any store-exclusive access as matching the address of the previous load-exclusive.

This means that the implemented exclusives reservation granule is the entire memory address range. The TCMs support the local exclusive monitor, but not shared or global exclusive monitors. This implies that the TCMs support exclusive requests between threads running on the Cortex®-M55 processor, but not exclusive requests between the Cortex®-M55 processor and a DMA (through the S-AHB).

If an exclusive read access is carried out to a region which does not support a global monitor it must respond accordingly with either HEXOKAY LOW or RRESP[1:0] OKAY.

These responses result in the transaction completing without setting the internal exclusive monitor. A subsequent exclusive store instruction does not carry out any memory transactions and sets the destination register to 1 indicating the exclusive access failed.

The external bus interfaces support an external exclusive monitor in the system to be shared with other bus managers.

For more information about semaphores and the local exclusive monitor, see the Arm®v8-M Architecture Reference Manual.

# 4.4 Cortex®-M55 processor core registers summary

The Cortex®-M55 processor core registers are 32 bits wide.

When the Security Extension is included, some of the registers are banked. The Secure view of these registers is available when the processor is in Secure state. The Non-secure view is available when the processor is in Non-secure and Secure state.

The following table shows the processor core register set summary. See the Arm®v8-M Architecture Reference Manual for information about the Cortex®-M55 processor core registers and their addresses, access types, and reset values.

Table 4-1: Processor core register set summary

Name	Description
R0-R12	RO-R12 are general-purpose registers for data operations.
MSP (R13) PSP (R13)	The stack pointer, SP, is register R13. In Thread mode, the CONTROL register indicates the stack pointer to use, main stack pointer, MSP, or process stack pointer, PSP.
	<ul> <li>When the Security Extension is included, there are two MSP registers in the Cortex®-M55 processor:</li> <li>MSP_NS for the Non-secure state</li> <li>MSP_S for the Secure state</li> <li>When the Security Extension is included, there are two PSP registers in the Cortex®-M55 processor:</li> </ul>
	<ul> <li>PSP_NS for the Non-secure state</li> <li>PSP_S for the Secure state</li> </ul>
MSPLIM PSPLIM	The stack limit registers limit the extent to which the MSP and PSP registers respectively can descend.  When the Security Extension is included, there are two MSPLIM registers in the Cortex®-M55 processor:  MSPLIM_NS for the Non-secure state  MSPLIM_S for the Secure state
	<ul> <li>When the Security Extension is included, there are two PSPLIM registers in the Cortex®-M55 processor:</li> <li>PSPLIM_NS for the Non-secure state</li> <li>PSPLIM_S for the Secure state</li> </ul>
LR (R14)	The Link Register, LR, is register R14. It stores the return information for subroutines, function calls, and exceptions.
PC (R15)	The Program Counter, PC, is register R15. It contains the current program address.
XPSR	The Program Status Register, XPSR, combines:  • Application Program Status Register, APSR  • Interrupt Program Status Register, IPSR  • Execution Program Status Register, EPSR  These registers provide different views of the XPSR.
PRIMASK	The PRIMASK register prevents activation of exceptions with configurable priority. For information about the Exception model the Cortex®-M55 processor supports, see 4.6 Exceptions on page 50.  There are two PRIMASK registers in the Cortex®-M55 processor:  PRIMASK_NS for the Non-secure state  PRIMASK_S for the Secure state
BASEPRI	The BASEPRI register defines the minimum priority for exception processing.  There are two BASEPRI registers in the Cortex®-M55 processor:  BASEPRI_NS for the Non-secure state  BASEPRI_S for the Secure state

Name	Description				
FAULTMASK	The FAULTMASK register prevents activation of all exceptions except for non-maskable interrupt, NMI and optionally Secure HardFault.				
	There are two FAULTMASK registers in the Cortex®-M55 processor:				
	FAULTMASK_NS for the Non-secure state				
	FAULTMASK_S for the Secure state				
LO_BRANCH_INFO	Loop and branch tracking information. Software cannot access LO_BRANCH_INFO.				
SP	Current stack pointer register. SP_NS for the current Non-secure stack pointer register.				
FPSCR	Floating-point Status and Control Register				
S0-S31 / D0-15 /	SO-S31 are 32 single-precision floating-point registers. These can also be treated as:				
Q0-Q7	16 double-precision floating-point registers (D0-D15)				
	8 vector registers (Q0-Q7)				
	The Extension Processing Unit (EPU) can be configured to perform floating-point and M-profile Vector Extension (MVE) operations. See 15. Floating-point and MVE support on page 246				
VPR	Vector Predication Status and Control Register				
CONTROL	The CONTROL register controls the stack that is used, and optionally the privilege level, when the Cortex®-M55 processor is in Thread mode.				
	There are two CONTROL registers in the Cortex®-M55 processor:				
	CONTROL_NS for the Non-secure state				
	CONTROL_S for the Secure state.				

# 4.5 Architectural registers

Architectural registers can be either fully architectural or architectural with some **IMPLEMENTATION DEFINED** bit fields.

- 5. System registers on page 53 summarizes the Cortex®-M55 processor architectural registers as follows:
- 5.1 System control register summary on page 53
- 5.2 Identification register summary on page 57
- 5.6 Cache identification register summary on page 65

In each summary table, the description column contains either the name of each fully architectural register or a link to the definition of architectural registers that have **IMPLEMENTATION DEFINED** bit fields.

For details on fully architectural registers, see the Arm®v8-M Architecture Reference Manual.

# 4.6 Exceptions

Exceptions are handled and prioritized by the Cortex®-M55 processor and the *Nested Vectored Interrupt Controller* (NVIC). In addition to architecturally defined behavior, the Cortex®-M55 processor implements advanced exception and interrupt handling that reduces interrupt latency and includes **IMPLEMENTATION DEFINED** behavior.

# 4.6.1 Exception handling and prioritization

The Cortex®-M55 processor core and the *Nested Vectored Interrupt Controller* (NVIC) together prioritize and handle all exceptions.

When handling exceptions:

- All exceptions are handled in Handler mode.
- Processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the *Interrupt Service Routine* (ISR).
- The vector is fetched in parallel to the state saving, enabling efficient interrupt entry.

The Cortex®-M55 processor supports tail-chaining that enables back-to-back interrupts without the overhead of state saving and restoration.

SoC designers configure the number of interrupts and bits of interrupt priority, during implementation. Software can choose only to enable a subset of the configured number of interrupts, and can choose how many bits of the configured priorities to use.

When the Security Extension is included, exceptions can be programmed as either Secure or Non-secure. When an exception is taken, the Cortex®-M55 processor switches to the associated Security state. The priority of Secure and Non-secure exceptions can be programmed independently. It is possible to deprioritize Non-secure configurable exceptions using AIRCR.PRIS to enable Secure interrupts to take priority. When taking and returning from an exception, the register state is always stored using the stack pointer associated with the background Security state. When taking a Non-secure exception from Secure state, all the register states are stacked, and then the registers are cleared to prevent Secure data being available to the Non-secure handler. The vector table base address is banked between Secure and Non-secure state. VTOR\_S, contains the Secure vector table base address and VTOR\_NS contains the Non-secure vector table base address. These registers can be programmed by software and also initialized at reset by the system.

If the Security Extension is not included all exceptions are Non-secure and only VTOR\_NS is used to determine the vector table base address.

Vector table entries are compatible with interworking between Arm and Thumb® instructions. This causes bit[0] of the vector value to load into EPSR.T, on exception entry. All populated vectors in the vector table entries must have bit[0] set. Creating a vector table entry with bit[0] clear generates an INVSTATE (Invalid state flag) fault on the first instruction of the handler corresponding to this vector.

Input signals INITSVTOR[31:7] and INITNSVTOR[31:7] initialize the Secure and Non-secure vector table base address, respectively. However, when the Security Extension is not implemented, INITNSVTOR[31:7] defines the vector table base address.



- The Cortex®-M55 processor abandons all multicycle instructions to take pending interrupts. For more information, see 4.6.2 Multicycle instructions on page 52.
- Load Multiple and Store Multiple operations are interruptible.

# 4.6.2 Multicycle instructions

A multicycle instruction can take one or more clock cycles to complete.

Load Multiple and Store Multiple operations are examples of a multicycle instruction.

# 5. System registers

This chapter describes the system registers for the Cortex®-M55 processor.

# 5.1 System control register summary

The system control registers are a combination of fully architectural and **IMPLEMENTATION DEFINED** 32-bit registers and can be set to control various processor features.

The following table shows a summary of the system control registers.

For more information on the architectural registers that are listed in the following table, see the Arm®v8-M Architecture Reference Manual.

Table 5-1: System control register summary

Address	Name	Туре	Reset value	Description
0xE000ECFC	REVIDR	RO	0x00000000  Note: The value of REVIDR[3:0] is determined by the input signal REVIDRNUM as specified in C.28 Miscellaneous signals on page 388	5.7 REVIDR, Revision ID Register on page 69
0xE000ED00	CPUID	RO	0x411FD221	5.4 CPUID, CPUID Base Register on page 63
0xE000ED04	ICSR	RW	0x0000000	Interrupt Control and State Register
0xE000ED08	VTOR	RW	0xxxxxxx0 Note: Bits [31:7] of VTOR_S are based on INITSVTOR[31:7]. Bits [31:7] of VTOR_NS are based on INITNSVTOR[31:7].  The Secure version of this register does not exist if the Security Extension is not configured and only INITNSVTOR[31:7] exists.  Bits [6:0] are RESO.	Vector Table Offset Register
0xE000ED0C	AIRCR	RW	0xFA05X000  Note:  Bit [15] of this register depends on input signal CFGBIGEND. Bits [14:0] reset to zero.	Application Interrupt and Reset Control Register
0xE000ED10	SCR	RW	0x0000000	System Control Register
0xE000ED14	CCR	RW	0x00000201	Configuration and Control Register

Address	Name	Туре	Reset value	Description
0xE000ED18	SHPR1	RW	0x0000000	System Handler Priority Register 1
0xE000ED1C	SHPR2	RW	0x0000000	System Handler Priority Register 2
0xE000ED20	SHPR3	RW	0x0000000	System Handler Priority Register 3
0xE000ED24	SHCSR	RW	0x0000000	System Handler Control and State Register
0xE000ED28	CFSR	RW	0x0000000	Configurable Fault Status Register
				A 32-bit register comprising MMFSR, BFSR, and UFSR
	MMFSR	RW	0x00	MemManage Fault Status Register
0xE000ED29	BFSR	RW	0x00	BusFault Status Register
0xE000ED2A	UFSR	RW	0x0000	UsageFault Status Register
0xE000ED2C	HFSR	RW	0x0000000	HardFault Status Register
0xE000ED30	DFSR	RW	0x0000000 Cold reset only.	Debug Fault Status Register
0xE000ED34	MMFAR	RW	UNKNOWN	MemManage Fault Address Register
0xE000ED38	BFAR	RW	UNKNOWN	BusFault Address Register
0xE000ED3C	AFSR	RW	0x0000000	5.3 AFSR, Auxiliary Fault Status Register on page 61

Address	Name	Туре	Reset value	Description
0xE000ED40	ID_PFR0	RO	0x20000030 Note: ID_PFR0[31:28] indicates support for the RAS Extension. ID_PFR0[31:28] is 0b0010 indicating that version 1 is implemented.	5.19 ID_PFRO, Processor Feature Register 0 on page 103
0xE000ED44	ID_PFR1	RO	0x000002x0  Note:  ID_PFR1[7:4] indicates support for the Security Extension.  If the Security Extension is supported, then ID_PFR1[7:4] is 0b0011.  If the Security Extension is not included, then ID_PFR1[7:4] is 0b0000.	Processor Feature Register 1
0xE000ED48	ID_DFR0	RO	<ul> <li>0x10x00000</li> <li>Note:</li> <li>ID_DFR0[23:20] indicates support for debug architecture.</li> <li>If halting debug is implemented and either a reduced set or a full set of debug resources is configured, then ID_DFR0[23:20] is 0b0010.</li> <li>If halting debug is not supported and minimal debug is supported, then ID_DFR0[23:20] is 0000.</li> </ul>	Debug Feature Register O
0xE000ED4C	ID_AFRO	RO	Depends on the CDEMAPPEDONCP and CDERTLID parameters. For more information on these parameters, see the Arm® Cortex®-M55 Processor Integration and Implementation Manual. The Arm® Cortex®-M55 Processor Integration and Implementation Manual is a confidential document that is only available to licensees and Arm partners with an NDA agreement.	Auxiliary Feature Register O
0xE000ED50	ID_MMFRO	RO	0x00111040 Note:  ID_MMFR0[23:20] indicates support of Auxiliary Control registers. ID_MMFR0[19:16] indicates support of TCMs.  ID_MMFR0[15:12] indicates that two levels of Shareability are implemented. ID_MMFR0[11:8] indicates that the Outermost Shareability is implemented as Non-cacheable.  ID_MMFR0[7:4] indicates PMSAv8 support. All other bits are RESO.	Memory Model Feature Register 0
0xE000ED54	ID_MMFR1	RO	0x0000000	Memory Model Feature Register 1
0xE000ED58	ID_MMFR2	RO	0x01000000  Note:  ID_MMFR2[27:24] indicates that WFI can stall. All other bits are RESO.	Memory Model Feature Register 2
0xE000ED5C	ID_MMFR3	RO	0x00000011 Note:  ID_MMFR3[11:8] indicates that Branch predictor maintenance is not supported.  ID_MMFR3[7:4] indicates that set/way maintenance operations are supported.  ID_MMFR3[3:0] indicates that address and instruction cache invalidate maintenance operations are supported.  All other bits are RESO.	Memory Model Feature Register 3

Address	Name	Туре	Reset value	Description
0xE000ED60	ID_ISAR0	RO	$0 \times 011 \times 3110$ ID_ISAR0[19:16] depend on whether the external coprocessor interface is included in the processor.	Instruction Set Attribute Register 0
			• If the external coprocessor is not included, there is no coprocessor instruction support, except the FPU. The value of x is 0x0.	
			• If the external coprocessor is included, coprocessor instruction support is included. The value of X is 0x4.	
0xE000ED64	ID_ISAR1	RO	0x02212000	Instruction Set Attribute Register 1
0xE000ED68	ID_ISAR2	RO	0x20232232	Instruction Set Attribute Register 2
0xE000ED6C	ID_ISAR3	RO	0x01111131	Instruction Set Attribute Register 3
0xE000ED70	ID_ISAR4	RO	0x01310132	Instruction Set Attribute Register 4
0xE000ED74	ID_ISAR5	RO	0x0000000	Instruction Set Attribute Register 5
0xE000ED78	CLIDR	RO	0xXXX0000X Note: CLIDR[31:21] and CLIDR[2:0] depend on the cache configuration of the processor.	5.6.1 CLIDR, Cache Level ID Register on page 66
0xE000ED7C	CTR	RO	<ul> <li>If an instruction cache or data cache is included, then the reset value is 0x8303C003.</li> <li>If an instruction cache or data cache is not included, then the reset value is 0x00000000.</li> </ul>	Cache Type Register
0xE000ED80	CCSIDR	RO	0xxxxxxxx  Note:  CCSIDR depends on the CSSELR setting and L1 cache configuration.	5.6.3 CCSIDR, Current Cache Size ID Register on page 68
0xE000ED84	CSSELR	RW	0x0000000	5.6.2 CSSELR, Cache Size Selection Register on page 67
0xE000ED88	CPACR	RW	0x0000000	Coprocessor Access Control Register
0xE000ED8C	NSACR	RW	0x0000000	Non-secure Access Control Register

# 5.2 Identification register summary

The Cortex®-M55 processor identification registers allow software to determine the features and functionality that are available. Each of these registers is 32 bits wide.

The following table shows a summary of the identification registers. For more information on the architectural registers that are listed in the following table, see the Arm®v8-M Architecture Reference Manual.

Table 5-2: Identification register summary

Address	Name	Туре	Reset value	Description
0xE000ED00	CPUID	RO	0x411FD221	5.4 CPUID, CPUID Base Register on page 63
0xE000ED40	ID_PFR0	RO	0x20000030 Note: ID_PFR0[31:28] indicates support for the RAS Extension. ID_PFR0[31:28] is 0b0010 indicating that version 1 is implemented.	Processor Feature Register O
0xE000ED44	ID_PFR1	RO	0x000002x0 Note: ID_PFR1[7:4] indicates support for the Security Extension. If the Security Extension is supported, then ID_PFR1[7:4] is 0011. If the Security Extension are not included, then ID_PFR1[7:4] is 0000.	Processor Feature Register 1
0xE000ED48	ID_DFR0	RO	<ul> <li>0x10x00000</li> <li>Note:</li> <li>ID_DFR0[23:20] indicates support for debug architecture.</li> <li>If halting debug is implemented and either a reduced set or a full set of debug resources is configured, then ID_DFR0[23:20] is 0b0010.</li> <li>If halting debug is not supported and minimal debug is supported, then ID_DFR0[23:20] is 0000.</li> </ul>	Debug Feature Register 0
0xE000ED4C	ID_AFRO	RO	Depends on the CDEMAPPEDONCP and CDERTLID parameters. For more information on these parameters, see the Arm® Cortex®-M55 Processor Integration and Implementation Manual. The Arm® Cortex®-M55 Processor Integration and Implementation Manual is a confidential document that is only available to licensees and Arm partners with an NDA agreement.	Auxiliary Feature Register O
0xE000ED50	ID_MMFR0	RO	0x00111040 Note: ID_MMFR0[23:20] indicates support of Auxiliary Control registers. ID_MMFR0[19:16] indicates support of TCMs. ID_MMFR0[15:12] indicates that two levels of Shareability are implemented. ID_MMFR0[11:8] indicates that the Outermost Shareability is implemented as Non-cacheable. ID_MMFR0[7:4] indicates PMSAv8 support. All other bits are RESO.	Memory Model Feature Register 0
0xE000ED54	ID_MMFR1	RO	0x0000000	Memory Model Feature Register 1

Address	Name	Туре	Reset value	Description
0xE000ED58	ID_MMFR2	RO	0x01000000  Note:  ID_MMFR2[27:24] indicates that WFI can stall. All other bits are RESO.	Memory Model Feature Register 2
0xE000ED5C	ID_MMFR3	RO	<ul> <li>0x00000011 Note:         <ul> <li>ID_MMFR3[11:8] indicates that Branch predictor maintenance is not supported.</li> <li>ID_MMFR3[7:4] indicates that set/way maintenance operations are supported.</li> <li>ID_MMFR3[3:0] indicates that address and instruction cache invalidate maintenance operations are supported.</li> <li>All other bits are RESO.</li> </ul> </li> </ul>	Memory Model Feature Register 3
0xE000ED60	ID_ISARO	RO	<ul> <li>0x011x3110</li> <li>ID_ISARO[19:16] depend on whether the external coprocessor interface is included in the processor.</li> <li>If the external coprocessor is not included, there is no coprocessor instruction support, except the FPU. The value of x is 0x0.</li> <li>If the external coprocessor is included, coprocessor instruction support is included. The value of x is 0x4.</li> </ul>	Instruction Set Attributes Register 0
0xE000ED64	ID_ISAR1	RO	0x02212000	Instruction Set Attributes Register 1
0xE000ED68	ID_ISAR2	RO	0x20232232	Instruction Set Attributes Register 2
0xE000ED6C	ID_ISAR3	RO	0x01111131	Instruction Set Attributes Register 3
0xE000ED70	ID_ISAR4	RO	0x01310132	Instruction Set Attributes Register 4
0xE000ED74	ID_ISAR5	RO	0x0000000	Instruction Set Attributes Register 5
0xE000ED78	CLIDR	RO	0xXXX0000X Note: Bits CLIDR[31:21] and CLIDR[2:0] depend on the cache configuration of the processor.	5.6.1 CLIDR, Cache Level ID Register on page 66
0xE000ED7C	CTR	RO	<ul> <li>If an instruction cache or data cache is included, then the reset value is 0x8303C003.</li> <li>If an instruction cache or data cache is not included, then the reset value is 0x00000000.</li> </ul>	Cache Type Register
0xE000ED80	CCSIDR	RO	0xXXXXXXXX  Note: CCSIDR depends on the CSSELR setting and L1 cache configuration.	5.6.3 CCSIDR, Current Cache Size ID Register on page 68

Address	Name	Туре	Reset value	Description
0xE000ED84	CSSELR	RW	0x0000000	5.6.2 CSSELR, Cache Size Selection Register on page 67
0xE000EF40	MVFRO	RO	Table 5-3: MVFR0, MVFR1, and MVFR2 reset values on page 60	Media and VFP Feature Register 0
0xE000EF44	MVFR1	RO		Media and VFP Feature Register 1
0xE000EF48	MVFR2	RO		Media and VFP Feature Register 2
0xE000EFD0	DPIDR4	RO	0x0000004	CoreSight <sup>™</sup> Peripheral ID Register 4
0xE000EFD4	DPIDR5	RO	0x0000000	CoreSight <sup>™</sup> Peripheral ID Register 5
0xE000EFD8	DPIDR6	RO	0x0000000	CoreSight™ Peripheral ID Register 6
0xE000EFDC	DPIDR7	RO	0x0000000	CoreSight <sup>™</sup> Peripheral ID Register 7
0xE000EFE0	DPIDR0	RO	0x00000D2	CoreSight <sup>™</sup> Peripheral ID Register 0
0xE000EFE4	DPIDR1	RO	0x00000BD	CoreSight™ Peripheral ID Register 1
0xE000EFE8	DPIDR2	RO	0x000000B	CoreSight <sup>™</sup> Peripheral ID Register 2
0xE000EFEC	DPIDR3	RO	0x00000000  Note: Bits [7:4] and [3:0] are REVAND and CMOD respectively.  The REVAND field indicates minor errata fixes specific to this design, for example metal fixes after implementation.  If the component is reusable IP, the CMOD field indicates whether you have modified the behavior of the component.  These values depend on the exact revision of the silicon as documented in Arm®	CoreSight <sup>™</sup> Peripheral ID Register 3
0xE0005E10	ERRIIDR	RO	CoreSight <sup>™</sup> Architecture Specification v3.0.  0x0xD220043B	Error Implementer ID Register

Address	Name	Туре	Reset value	Description
0xE000EFF0	DCIDR0	RO	0x000000D	CoreSight™ Component ID Register 0
0xE000EFF4	DCIDR1	RO	0x0000090	CoreSight <sup>™</sup> Component ID Register 1
0xE000EFF8	DCIDR2	RO	0x0000005	CoreSight <sup>™</sup> Component ID Register 2
0xE000EFFC	DCIDR3	RO	0x000000B1	CoreSight™ Component ID Register 3
0xE000EFBC	DDEVARCH	RO	0x47702A04	CoreSight <sup>™</sup> Device Architecture Register
0xE000ECFC	REVIDR	RO	0x00000000  Note: The value of REVIDR[3:0] is determined by the input signal REVIDRNUM as specified in C.28 Miscellaneous signals on page 388	5.7 REVIDR, Revision ID Register on page 69
0xE0005FC8	ERRDEVID	RO	0x00000001  Note:  ERRDEVID[15:0] indicates the number of error records that the RAS Extension implementation supports. In the Cortex®-M55 processor, this field reads 0x0001 indicating one error record is supported.  This register is RAZ if any of the following conditions are true:	11.6.6 ERRDEVID, RAS Error Record Device ID Register on page 234.
			ECC protection is not configured.	
			ECC protection is configured but not enabled	

# 5.2.1 Media and VFP Feature Register reset values, MVFR0, MVFR1, and MVFR2 reset values

The MVFR0, MVFR1, and MVFR2 register reset values depend on the *M-profile Vector Extension* (MVE) and floating-point functionality configuration. The MVE and floating-point functionality operation is configured using the MVE and FPU configuration parameters.

For more information, see 3.7 Cortex-M55 implementation options on page 42.

The following table shows the MVFR0, MVFR1, and MVFR2 reset values based on the reset configurations.

Table 5-3: MVFR0, MVFR1, and MVFR2 reset values

Configuration	MVFR0	MVFR1	MVFR2
MVE=O, FPU=O	0x0000000	0x0000000	0x0000000
MVE=1, FPU=0	0x0000001	0x00000100	0x0000000
MVE=0, FPU=1	0x10110221	0x12100011	0x0000040

Configuration	MVFR0	MVFR1	MVFR2
MVE=1, FPU=1	0x10110221	0x12100111	0x0000040
MVE=2, FPU=1	0x10110221	0x12100211	0x0000040

# 5.3 AFSR, Auxiliary Fault Status Register

The AFSR provides fault status information.

## Usage constraints

Privileged access permitted only. Unprivileged accesses generate a fault. The register is set to zero at reset. A field in the register can be cleared by writing 0b1 to the corresponding bit. AFSR bits [31:21] are only valid if BFSR.IBUSERR is set. AFSR bits [20:10] are only valid if BFSR.PRECISEERR is set. AFSR bits [9:0] are only valid if BFSR.IMPRECISEERR is set. If multiple faults occur, the AFSR indicates the types of all the faults that have occurred. For more information on BFSR, see the Arm®v8-M Architecture Reference Manual.

If the Security Extension is implemented and AIRCR.BFHFNMINS is zero, this register is RAZ/WI from Non-secure state. Unprivileged access results in a BusFault exception.

### Configuration


This register is always implemented.

#### **Attributes**

A 32-bit RW register that is located at 0xE000ED3C. Non-secure alias is provided using AFSR\_NS, that is located at 0xE002ED3C. This register is not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the AFSR bit assignments.

Figure 5-1: AFSR bit assignments



The following table describes the AFSR bit assignments.

Table 5-4: AFSR bit assignments

Bits	Name	Туре	Description	
[31]	Reserved	-	RESO	
[30]	FPOISON	RW	Fetch fault that is caused by RPOISON or TEBRx.POISON.	
[29]	FTGU	-	Fetch fault that is caused by TCM Gate Unit (TGU) security violation.	
[28]	FECC	RW	Fetch fault that is caused by uncorrectable Error Correcting Code (ECC) error.	
[27]	FMAXITYPE	RW	AXI response that caused the fetch fault. Only valid when AFSR.FMAXI is 1.	
			0b0 SLVERR 0b1 DECERR	
[26:25]	Reserved	-	RESO	
[24]	FMAXI	RW	Fetch fault on Manager AXI (M-AXI) interface.	
[23]	Reserved	-	RESO	
[22]	FDTCM	RW	Fetch fault on Data Tightly Coupled Memory (DTCM) interface.	
[21]	FITCM	RW	Fetch fault on Instruction Tightly Coupled Memory (ITCM) interface.	
[20]	Reserved	-	RESO .	
[19]	PPOISON	RW	Precise fault that is caused by RPOISON or TEBRx.POISON.	
[18]	PTGU	RW	Precise fault that is caused by TGU security violation.	
[17]	PECC	RW	Precise fault that is caused by uncorrectable ECC error.	

Bits	Name	Туре	Description
[16]	PMAXITYPE	RW	AXI response that caused the precise fault. Only valid when AFSR.PMAXI is 1.
			0ъ0 SLVERR 0ъ1 DECERR
[15]	PIPPB	RW	Precise fault on Internal Private Peripheral Bus (IPPB) interface.
[14]	PEPPB	RW	Precise fault on External Private Peripheral Bus (EPPB) interface.
[13]	PMAXI	RW	Precise fault on M-AXI interface.
[12]	PPAHB	RW	Precise fault on <i>Peripheral AHB</i> (P-AHB) interface.
[11]	PDTCM	RW	Precise fault on DTCM interface.
[10]	PITCM	RW	Precise fault on ITCM interface.
[9]	IPOISON	RW	Imprecise BusFault because of RPOISON.
[8]	Reserved	-	RESO .
[7]	IECC	RW	Imprecise fault that is caused by uncorrectable ECC error.
[6]	IMAXITYPE	RW	AXI response that caused the imprecise fault. Only valid when AFSR.IMAXI is 1.
			0b0 SLVERR 0b1 DECERR
[5]	Reserved	-	RESO
[4]	IEPPB	RW	Imprecise fault on EPPB interface.
[3]	IMAXI	RW	Imprecise fault on M-AXI interface.
[2]	IPAHB	RW	Imprecise fault on P-AHB interface.
[1]	IDTCM	RW	Imprecise fault on DTCM interface.
[0]	IITCM	RW	Imprecise fault on ITCM interface.

# 5.4 CPUID, CPUID Base Register

CPUID contains the Cortex®-M55 processor part number, version, and implementation information.

## Usage constraints

This register is read-only.

## Configuration


This register is always implemented.

### **Attributes**

This register is not banked between Security states. See 5.2 Identification register summary on page 57 for more information.

The following figure shows the CPUID bit assignments.

Figure 5-2: CPUID bit assignments



The following table shows the CPUID bit assignments.

Table 5-5: CPUID bit assignments

Bits	Name	Туре	Description		
[31:24]	Implementer	RO	Implementer code that Arm has assigned.		
			0x41 A: Arm Limited.		
[23:20]	Variant	RO	Variant number to distinguish between different product variants or major revisions of the product. Variant is the x in the rxpy product revision identifier.		
			<b>0x2</b> Cortex®-M55 r1p2		
[19:16]	Architecture	RO	Indicates the architecture version that the Cortex®-M55 processor implements.		
			<b>0b1111</b> Arm®v8.1-M with Main Extension.		
[15:4]	PartNo	RO	Part number of the Cortex®-M55 processor.		
			0xD22 Cortex®-M55		
[3:0]	Revision	RO	evision number to distinguish between different patches of the product. Revision is the y in the rxpy roduct revision identifier.		
			0x1 Cortex®-M55 r1p2		

# 5.5 ID\_AFRO, Auxilliary Feature Register 0

The ID\_AFRO register provides information about the **IMPLEMENTATION DEFINED** features of the processor.

## Usage constraints

Privileged access permitted only. Unprivileged accesses generate a fault.

This register is word accessible only. Halfword and byte accesses are **UNPREDICTABLE**.

### Configurations

This register is always implemented.

### **Attributes**

This is a 32-bit read-only register.


ID\_AFRO\_S is located at 0xE000ED4C.

ID\_AFRO\_NS is located at  $0 \times E002ED4C$ . ID\_AFRO\_NS is **RESO** to software executing in Non-secure state and the debugger.

This register is not banked between Security states.

The following figure shows the ID\_AFRO bit assignments.

Figure 5-3: ID\_AFR0 bit assignments



The following table shows the ID\_AFRO bit assignments.

Table 5-6: ID\_AFR0 bit assignments

Bits	Name	Туре	Function		
[31:16]	-	-	eserved, RESO		
[15:8]	CDECP	RO	For each coprocessor, this field indicates whether the coprocessor is used by a CDE module and not by the coprocessor interface. The values can be:  O Coprocessor used by the coprocessor interface.  Coprocessor used by a CDE module.		
[7:0]	CDERTLID	RO	Software can use this field to read the value of the CDERTLID parameter. This parameter manages the CDE customization that might be needed in systems with more than one Cortex®-M55 processor.		

# 5.6 Cache identification register summary

The cache identification registers are responsible for cache configuration in the processor. The fields in these registers depend on the instruction and data cache size.

The following table lists the cache identification registers.

Table 5-7: Cache identification register summary

Address	Name	Туре	Reset value	Description
0xE000ED78	CLIDR		0xxxx0000x  Note:  CLIDR[31:21] and CLIDR[2:0] depend on the cache configuration of the processor.	5.6.1 CLIDR, Cache Level ID Register on page 66

Address	Name	Туре	Reset value	Description
0xE000ED7C	CTR	RO	<ul> <li>If an instruction cache or data cache is included, then the reset value is 0x8303C003.</li> </ul>	Cache Type Register. For more information, see the Arm®v8-M Architecture Reference Manual
			<ul> <li>If an instruction cache or data cache is not included, then the reset value is 0x00000000.</li> </ul>	
0xE000ED80	CCSIDR	RO	0xXXXXXXX  Note:  CCSIDR depends on the CSSELR setting and L1 cache configuration.	5.6.3 CCSIDR, Current Cache Size ID Register on page 68
0xE000ED84	CSSELR	RW	0x0000000	5.6.2 CSSELR, Cache Size Selection Register on page 67

# 5.6.1 CLIDR, Cache Level ID Register

The CLIDR identifies the type of caches that are implemented and the level of coherency and unification. If an instruction cache, data cache, or both is not configured in the processor, then CLIDR is 0x00000000.

### **Usage constraints**

This register is a read-only and is accessible in Privileged mode only.

# Configuration

This register is always implemented.

### **Attributes**

This register is not banked between Security states. See Table 5-2: Identification register summary on page 57 for more information.

The following figure shows the CLIDR bit assignments.

Figure 5-4: CLIDR bit assignments



The following table shows the CLIDR bit assignments.

### Table 5-8: CLIDR bit assignments

Bits	Name	Туре	Description
[31:30]	ICB	RO	Inner cache boundary. The Cortex®-M55 processor supports inner Cacheability on the bus. Therefore, this field cannot disclose any information.
			<b>0b00</b> Not disclosed in this mechanism.
[29:27]	LoUU	RO	Level of Unification Uniprocessor. The L1 cache must be cleaned or invalidated when cleaning or invalidating occurs to the point of unification. The options are:
			Оъ000Caches are not implemented. Therefore, cleaning and invalidation is not required.Оь001Level 1 (L1) data cache or instruction cache is implemented. Therefore, cleaning and invalidation are required.
[26:24]	LoC	RO	Level of Coherency. The L1 cache must be cleaned when cleaning occurs to the point of coherency. The options are:
			ОЬОООCaches are not implemented. Therefore, cleaning is not required.ОЬОООL1 data cache or instruction cache is implemented. Therefore, cleaning is required.
[23:21]	LoUIS	RO	Level of Unification Inner Shareable. The L1 cache must be cleaned or invalidated when cleaning or invalidating occurs to the point of unification for the inner Shareability domain. The options are:
			Ob000 Caches are not implemented. Therefore, cleaning and invalidation are not required.  L1 data cache or instruction cache is implemented. Therefore, cleaning and invalidation are required.
[20:3]	Reserved	-	RESO
[2:0]	Ctype1	RO	Level 1 (L1) cache type. The options are:
			<ul><li>0b000 Caches are not implemented.</li><li>0b001 Only instruction cache is implemented.</li></ul>
			<b>0b011</b> Only instruction cache is implemented.  Only data cache is implemented.
			<b>0b011</b> Both data cache and instruction cache are implemented.

# 5.6.2 CSSELR, Cache Size Selection Register

The CSSELR selects the cache accessed through the CCSIDR by specifying the cache level and the type of cache (either instruction or data cache). For Cortex®-M55, this can be either the L1 instruction cache or L1 data cache.

## **Usage constraints**

This register is read/write and is accessible in Privileged mode only.

## Configurations


This register is always implemented.

#### **Attributes**

See Table 5-2: Identification register summary on page 57 for more information.

This register is banked between Security states. The following figure shows the CSSELR bit assignments.

## Figure 5-5: CSSELR bit assignments



The following table shows the CSSELR bit assignments.

Table 5-9: CSSELR bit assignments

Bits	Name	Туре	Function	
[31:4]	Reserved	-	RESO	
[3:1]	Level	RO	Identifies which cache level to select.	
			0x0 L1 cache.	
			This field is RAZ/WI.	
[0]	InD	RW	Selects either L1 instruction or data cache. The options are:	
			0 L1 data cache. 1 L1 instruction cache.	

# 5.6.3 CCSIDR, Current Cache Size ID Register

The CCSIDR provides information about the architecture of the instruction or data cache that the CSSELR selects. If the cache corresponding to CSSELR.InD is not included in the processor, then this register reads 0x00000000.

### **Usage constraints**

This register is read-only and is accessible in Privileged mode only.

### Configurations


This register is always implemented.

#### **Attributes**

This register is banked between Security states. The value of this register depends on the cache that CSSELR selects. If you are setting CSSELR in a particular Security state, then Arm recommends that you read CSSIDR in the same Security state to get the architecture information about the selected instruction or data cache.

The following figure shows the CCSIDR bit assignments.

Figure 5-6: CCSIDR bit assignments



The following table shows the CCSIDR bit assignments.

Table 5-10: CCSIDR bit assignments

Bits	Name	Туре	Function
[31]	WT	RO	Indicates support available for Write-Through:
			<b>0b1</b> Write-Through support available.
[30]	WB	RO	Indicates support available for Write-Back:
			<b>0ь1</b> Write-Back support available.
[29]	RA	RO	Indicates support available for read allocation:
			<b>0b1</b> Read allocation support available.
[28]	WA	RO	Indicates support available for write allocation:
			<b>0ь1</b> Write allocation support available.
[27:13]	NumSet	RO	Indicates the number of sets.
			Cache-size dependent.
[12:3]	Assoc	RO	Indicates associativity. The value depends on the cache that CSSELR selects.
			When CSSELR.InD=1 (L1 instruction cache):
			0x1 2-way set associative instruction cache.
			When CSSELR.InD=0 (L1 data cache):
			0x3 4-way set associative data cache.
[2:0]	LineSize	RO	Indicates the number of words in each cache line.
			<b>0b1</b> Represents 32 bytes.

The LineSize field is encoded as 2 less than log(2) of the number of words in the cache line. For example, a value of 0x0 indicates that there are four words in a cache line, that is the minimum size for the cache. A value of 0x1 indicates that there are eight words in a cache line.

# 5.7 REVIDR, Revision ID Register

The REVIDR register provides additional **IMPLEMENTATION-SPECIFIC** minor revision that can be interpreted with the CPUID register.

### Usage constraints

Unprivileged access results in a BusFault exception. If the Security Extension is implemented, this register is RAZ/WI from Non-secure state.

This register is accessible through unprivileged *Debug AHB* (D-AHB) debug requests when either DAUTHCTRL S.UIDAPEN or DAUTHCTRL\_NS.UIDAPEN is set.

## Configurations

This register is always implemented.

### **Attributes**

This register is not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the REVIDR bit assignments.

Figure 5-7: REVIDR bit assignments



The following table describes the REVIDR bit assignments.

### Table 5-11: REVIDR bit assignments

Field	Name	Туре	Description
[31:0]	IMPLEMENTATION	RO	IMPLEMENTATION-SPECIFIC minor revision information that can be interpreted with the CPUID register.
	SPECIFIC		For more information on the CPUID register, see the Arm®v8-M Architecture Reference Manual.



The value of REVIDR[3:0] is determined by the input signal REVIDRNUM as specified in C.28 Miscellaneous signals on page 388

# 5.8 Implementation control register summary

Implementation control registers are architecturally defined with values that control aspects of system implementation.

The following table shows a summary of the implementation control registers. For more information on the architectural registers that are listed in the following table, see the Arm®v8-M Architecture Reference Manual.

Table 5-12: Implementation control register summary

Address	Name	Туре	Reset value	Description
0xE000E004	ICTR	RO	0x0000000x  Note: ICTR[3:0] depends on the number of interrupts that are included in the processor. Bits [31:4] are zero.	5.10 ICTR, Interrupt Controller Type Register on page 74
0xE000E008	ACTLR	RW	0x0000000	5.9 ACTLR, Auxiliary Control Register on page 71
0xE000E00C	CPPWR	RW	0×0000000	Coprocessor Power Control Register, see definition in the Arm®v8-M Architecture Reference Manual

# 5.9 ACTLR, Auxiliary Control Register

The ACTLR contains many fields that allow software to control the processor features and functionality.

### Usage constraints

Privileged access permitted only. Unprivileged accesses generate a BusFault exception.

### Configuration


This register is always implemented.

#### **Attributes**

A 32-bit RW register that is located at 0xE000E008. Non-secure alias is provided using ACTLR\_NS, located at 0xE002E008. This register is banked between Security domains. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information. At reset, all fields in this register are set to zero.

The following figure shows the ACTLR bit assignments.

Figure 5-8: ACTLR bit assignments



The following table describes the ACTLR bit assignments.

Table 5-13: ACTLR bit assignments

Bits	Name	Туре	Description
[31:28]	Reserved	-	These bits are reserved for future use and must be treated as UNK/SBZP.
[27]	DISCRITAXIRUW		Disable-Critical-AXI-Read-Under-Write. The options are:
			<ul> <li>Normal operation.</li> <li>AXI reads to Device memory and exclusive reads to shared memory are not initiated on the M-AXI read address channel until all outstanding writes on the M-AXI interface are complete.</li> <li>Setting this bit decreases performance.</li> </ul>
[07.10]	Deserved		These bits are reserved for future use and must be treated as UNK/SB7P.
[26:18]	Reserved	-	These bits are reserved for future use and must be treated as UNK/SBZP.
[17:16]		RW	Disable dual-issue features. The options for this bit are:  0b00 Full dual-issue, if DISFOLD is set to 0. 0b01 Disable dual-issue of arithmetic instructions. 0b10 Disable lane swapping 0b11 Disable dual-issue of arithmetic instructions and lane swapping.
[15]	DISCRITAXIRUR	RW	<ul> <li>Disable critical AXI Read-Under-Read. The options for this bit are:</li> <li>Normal operation.</li> <li>AXI reads to Device memory and exclusive reads to shared memory are not initiated on the M-AXI read address channels if there are any outstanding reads on the M-AXI. Transactions on the M-AXI cannot be interrupted.</li> <li>This bit might reduce the time that these transactions are in progress and might improve worst-case interrupt latency. Setting this bit reduces performance.</li> </ul>

Bits	Name	Туре	Description	
[14]	EVENTBUSEN	RW	Activate EVENTBUS output	
			0 EVENTBUS not active 1 EVENTBUS active	
			This bit resets to 0 on Warm reset, and this bit is not banked.	
[13]	EVENTBUSEN_S	RW	Accessibility of EVENTBUSEN	
			<ul> <li>EVENTBUSEN is accessible by both Security states</li> <li>EVENTBUSEN is accessible by Secure state only.</li> </ul>	
			This bit is RAZ/WI from Non-secure state. This bit resets to 0 on Warm reset.	
[12]	DISITMATBFLUSH	RW	This bit determines whether Instrumentation Trace Macrocell (ITM) or Data Watchpoint and Trace (DWT) ATB flush is disabled. The options for this bit are:	
			<ul><li>Normal operation.</li><li>ITM or DWT ATB flush is disabled.</li></ul>	
			When disabled, the AFVALID signal (trace flush request) is ignored and the AFREADY (trace flush ready) signal is held HIGH. This field only resets on Cold reset.	
[11]	DISNWAMODE	RW	This bit determines if no write allocate mode is disabled. The options for this bit are:	
			<ul><li>Normal operation.</li><li>No write allocate mode is disabled.</li></ul>	
			Setting this bit decreases performance. For more information on no write allocation mode, see 10.9.1.1 No Write-Allocate mode on page 199.	
[10]	FPEXCODIS	RW	This bit determines if floating-point exception outputs are disabled. The options for this bit are:	
			<ul><li>Normal operation.</li><li>Floating-point exception outputs are disabled.</li></ul>	
[9:8]	Reserved	-	These bits are reserved for future use and must be treated as UNK/SBZP.	
[7]	DISOLAP	RW	Disable overlapping of all instructions.	
[6]	DISOLAPS	RW	Disable overlapping of scalar-only instructions.	
[5]	DISLOBR	RW	Disable branch prediction using low overhead loops.	
			<ul> <li>Branch prediction enabled</li> <li>Branch prediction disabled.</li> </ul>	
			This field is reset to 0b0. If DISLO is set, then branch predictin is disabled regardless of this bit.	
[4]	DISLO	RW	Disable low overhead loops. The options are:	
			<ul><li>Low overhead loops enabled.</li><li>Low overhead loops disabled.</li></ul>	

Bits	Name	Туре	Description	
[3]	DISLOLEP	RW	Disable end of loop prediction in low overhead loops.	
			The options are:	
			Low overhead loop end prediction enabled    Low overhead loop end prediction disabled	
			Setting this bit decreases performance.	
[2]	DISFOLD	RW	This bit determines if dual-issue functionality is disabled. The options are:	
			<ul> <li>Normal operation.</li> <li>Dual-issue functionality is disabled.</li> </ul>	
			etting this bit decreases performance.	
[1:0]	Reserved	-	These bits are reserved for future use and must be treated as UNK/SBZP.	

# 5.10 ICTR, Interrupt Controller Type Register

The ICTR register shows the number of interrupt lines that the NVIC supports.

#### **Usage Constraints**

There are no usage constraints.

#### Configurations


This register is available in all processor configurations.

#### **Attributes**

See 12.3 NVIC register summary on page 237 for more information.

The following figure shows the ICTR bit assignments.

### Figure 5-9: ICTR bit assignments



The following table shows the ICTR bit assignments.

Table 5-14: ICTR bit assignments

Bits	Name	Туре	Function
[31:4]	-	-	Reserved.

Bits	Name	Туре	Function		
[3:0]	INTLINESNUM	RO	Total number of interrupt lines in groups of 32:		
			0р0000	0-32	
			0b0001	33-64	
			0b0010	65-96	
			0b0011	97-128	
			0b0100	129-160	
			0b0101	161-192	
			0b0110	193-224	
			0b0111	225-256	
			0b1000	257-288	
			0b1001	289-320	
			0b1010	321-352	
			0b1011	353-384	
			0b1100	385-416	
			0b1101	417-448	
			0b1110	449-480	



The processor supports from 1 to 480 external interrupts.

# 5.11 IMPLEMENTATION DEFINED registers summary

The 32-bit **IMPLEMENTATION DEFINED** registers provide memory configuration and access control, error record information, interrupt control, and processor configuration information.

The following table lists the **IMPLEMENTATION DEFINED** registers for the Cortex®-M55 processor.

Table 5-15: IMPLEMENTATION DEFINED registers summary

Address	Name	Туре	Reset value	Description
0xE0005000	ERRFRO	RO	0x00000101	11.6.1 ERRFRO, RAS Error Record Feature Register on page 227
0xE0005008	ERRCTRL0	-	-	This register is <b>RESO</b> .
0xE0005010	ERRSTATUS0	RW	0xXXX000XX	11.6.2 ERRSTATUSO, RAS Error Record Primary Status Register on page 228
0xE0005018	ERRADDRO	RO	0xxxxxxxx	11.6.3 ERRADDRO and ERRADDR20, RAS Error Record Address Registers on page 230
0xE000501C	ERRADDR20	RO	0xx0000000	11.6.3 ERRADDRO and ERRADDR20, RAS Error Record Address Registers on page 230
0xE0005020	ERRMISC00	-	-	This register is <b>RESO</b> .
0xE0005024	ERRMISC10	RO	0x000000X	11.6.4 ERRMISC10, Error Record Miscellaneous Register 10 on page 232

Address	Name	Туре	Reset value	Description
0xE0005028	ERRMISC20	-	-	This register is <b>RESO</b> .
0xE000502C	ERRMISC30	-	-	This register is <b>RESO</b> .
0xE0005030	ERRMISC40	-	-	This register is <b>RESO</b> .
0xE0005034	ERRMISC50	-	- This register is <b>RESO</b> .	
0xE0005038	ERRMISC60	-	-	This register is <b>RESO</b> .
0xE000503C	ERRMISC70	-	-	This register is <b>RESO</b> .
0xE0005E00	ERRGSR0	RO	0x0000000	11.6.5 ERRGSRO, RAS Fault Group Status Register on page 233
0xE000ECFC	REVIDR	RO	0x0000000	5.7 REVIDR, Revision ID Register on page 69
0xE0005FC8	ERRDEVID	RO	0x00000001	11.6.6 ERRDEVID, RAS Error Record Device ID Register on page 234
0xE000E008	ACTLR	RW	0x0000000	5.9 ACTLR, Auxiliary Control Register on page 71
0xE000ED3C	AFSR	RW	0x0000000	5.3 AFSR, Auxiliary Fault Status Register on page 61
0xE000EF04	RFSR	RW	0xxxxx000x	11.6.7 RFSR, RAS Fault Status Register on page 235
0xE001E000	MSCR	RW	If the instruction cache and data cache are not present, then the reset value is 0x0000000x.  If the instruction cache and data cache are present, then the reset value is 0x0000300x.	5.14 MSCR, Memory System Control Register on page 90
0xE001E004	PFCR	RW	0x00000061	5.16 PFCR, Prefetcher Control Register on page 94
0xE001E010	ITCMCR	RW	0x000000XX	5.20 ITCMCR and DTCMCR, TCM
0xE001E014	DTCMCR	RW	0x000000XX	Control Registers on page 104
0xE001E018	PAHBCR	RW	0x0000000x.	5.15 PAHBCR, P-AHB Control Register on page 93
0xE001E100	IEBRO	RW	0x0000000	5.13.1 IEBRO and IEBR1, Instruction
0xE001E104	IEBR1	RW	0x0000000	Cache Error Bank Register 0-1 on page 85
0xE001E110	DEBRO	RW	0x0000000	5.13.2 DEBRO and DEBR1, Data Cache
0xE001E114	DEBR1	RW	0x0000000	Error Bank Register 0-1 on page 86
0xE001E120	TEBRO	RW	0x0000000	5.13.3 TEBRO and TEBR1, TCM Error Bank Register 0-1 on page 87
0xE001E124	TEBRDATAO	RO	0x00000000	5.13.3.1 Data for TCU Error Bank Register 0-1, TEBRDATAO and TEBRDATA1 on page 89
0xE001E128	TEBR1	RW	0x0000000	5.13.3 TEBRO and TEBR1, TCM Error Bank Register 0-1 on page 87
0xE001E12C	TEBRDATA1	RO	0x0000000	5.13.3.1 Data for TCU Error Bank Register 0-1, TEBRDATAO and TEBRDATA1 on page 89

Address	Name	Туре	Reset value	Description
0xE001E200	DCADCRR	RO	5.12.2 DCAICRR and DCADCRR	, Direct Cache Access Read Registers on
0xE001E204	DCAICRR	RO	page 81	
0xE001E210	DCADCLR	RW	0x0000000	5.12.1 DCAICLR and DCADCLR, Direct
0xE001E214	DCAICLR	RW	0x0000000	Cache Access Location Registers on page 78
0xE001E300	CPDLPSTATE	RW	0x00000333	5.17.1 CPDLPSTATE, Core Power Domain Low Power State Register on page 96
0xE001E304	DPDLPSTATE	RW	0x00000003	5.17.2 DPDLPSTATE, Debug Power Domain Low Power State Register on page 97
0xE001E400	EVENTSPR	WO	0x0000000X	5.22.1 EVENTSPR, Event Set Pending Register on page 112
0xE001E480	EVENTMASKA	RO	0x0000000X	5.22.2 EVENTMASKA and
0xE001E484 +4n	EVENTMASKn	RO	UNKNOWN	EVENTMASKn, n=0-14, Wakeup Event Mask Registers on page 113
0xE001E500	ITGU_CTRL	RW	0x00000003	5.21.1 ITGU_CTRL and DTGU_CTRL, ITGU and DTGU Control Registers on page 107
0xE001E504	ITGU_CFG	RO	0xX0002X0X	5.21.2 ITGU_CFG and DTGU_CFG, ITGU and DTGU Configuration Registers on page 108
0xE001E510 +4n	ITGU_LUTn	<ul> <li>RW if 32n+1&lt;2<sup>Number</sup> of ITGU blocks</li> <li>RO if 32n+1≥2<sup>Number</sup> of ITGU blocks</li> </ul>	0x00000000	5.21.3 ITGU_LUTn and DTGU_LUTn, ITGU and DTGU Look Up Table Registers on page 109
0xE001E600	DTGU_CTRL	RW	0x00000003	5.21.1 ITGU_CTRL and DTGU_CTRL, ITGU and DTGU Control Registers on page 107
0xE001E604	DTGU_CFG	RO	0xX0002X0X	5.21.2 ITGU_CFG and DTGU_CFG, ITGU and DTGU Configuration Registers on page 108
0xE001E610 +4n	DTGU_LUTn	<ul> <li>RW if 32n+1&lt;2<sup>Number</sup> of DTGU blocks</li> <li>RO if 32n+1≥2<sup>Number</sup> of DTGU blocks</li> </ul>	0x00000000	5.21.3 ITGU_LUTn and DTGU_LUTn, ITGU and DTGU Look Up Table Registers on page 109
0xE001E700	CFGINFOSEL	WO	UNKNOWN	5.18.1 CFGINFOSEL, Processor configuration information selection register on page 99
0xE001E704	CFGINFORD	RO	UNKNOWN	5.18.2 CFGINFORD, Processor configuration information read data register on page 102
0xE001E800	STLNVICPENDOR	RO	0x0000000	5.23.1 STLNVICPENDOR and
0xE001E804	STLNVICACTVOR	RO	0x0000000	STLNVICACTVOR, NVIC observation registers on page 115
0xE001E810	STLIDMPUSR	RW	0x0000000	5.23.2 STLIDMPUSR, STLIMPUOR,
0xE001E814	STLIMPUOR	RO	0x0000000	STLDOMPUOR, and STLD1MPUOR, MPU observation registers on page
0xE001E818	STLD0MPUOR	RO	0x0000000	116

Address	Name	Туре	Reset value	Description
0xE001E81C	STLD1MPUOR	RO	0x0000000	

The following registers are reset on Cold reset only. These reset values persist across a system reset or Warm reset.



- 11.6.1 ERRFRO, RAS Error Record Feature Register on page 227.
- 11.6.4 ERRMISC10, Error Record Miscellaneous Register 10 on page 232.
- 11.6.3 ERRADDRO and ERRADDR20, RAS Error Record Address Registers on page 230.
- 11.6.2 ERRSTATUSO, RAS Error Record Primary Status Register on page 228.
- 11.6.5 ERRGSRO, RAS Fault Group Status Register on page 233.

# 5.12 Direct cache access registers

The Cortex®-M55 processor provides a set of **IMPLEMENTATION DEFINED** registers that allows direct read access to the embedded RAM associated with the L1 instruction and data cache. Two registers are included for each cache, one to set the required RAM and location, and the other to read out the data.

The following table lists the direct cache access registers.

Table 5-16: Direct cache access registers

Address	Name	Туре	Reset value	Description
0xE001E200	DCADCRR	RO	UNKNOWN	5.12.2 DCAICRR and
0xE001E204	DCAICRR	RO	LUNKNOWN	DCADCRR, Direct Cache Access Read Registers on page 81
0xE001E210	DCADCLR	RW	0x0000000	5.12.1 DCAICLR and
0xE001E214	DCAICLR	RW	0x00000000	DCADCLR, Direct Cache Access Location Registers on page 78

# 5.12.1 DCAICLR and DCADCLR, Direct Cache Access Location Registers

The DCAICLR and DCADCLR registers are used by software to set the location to be read from the L1 instruction cache and data cache respectively.

#### **Usage Constraints**

The DCAICLR is RAZ/WI if the L1 instruction cache is not present. The DCADCLR is RAZ/WI if the L1 data cache is not present. If the Security Extension is implemented, these registers are RAZ/WI from the Non-secure state. Unprivileged access results in a BusFault exception.

### Configurations

These registers are always implemented.


#### **Attributes**

These registers are not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

#### **DCAICLR**

The following figure shows the DCAICLR bit assignments.

Figure 5-10: DCAICLR bit assignments



The following table shows the DCAICLR bit assignments.

Table 5-17: DCAICLR bit assignments


Bits	Name	Туре	Function	
[31]	Reserved	-	RESO	
[30]	WAY	RO	Cache way	
[29:N+1]	Reserved	-	Set index. The value of N depends on the cache size.	
[N:5]	SET	RO	The options are:	
			<b>64KB</b> N=14	
			<b>32KB</b> N=13	
			<b>16KB</b> N=12	
			<b>8KB</b> N=11	
			<b>4KB</b> N=10	
[4:2]	OFFSET	RO	Data offset	
[1]	Reserved	-	RESO	

Bits	Name	Туре	Function
[O]	RAMTYPE	RO	RAM type
			0 Tag RAM 1 Data RAM

#### **DCADCLR**

The following figure shows the DCADCLR bit assignments.

Figure 5-11: DCADCLR bit assignments



The following table shows the DCADCLR bit assignments.

Table 5-18: DCADCLR bit assignments

Bits	Name	Туре	Function
[31:30]	WAY	RO	Cache way
[29:N+1]	Reserved	-	Set index. The value of N depends on the cache size.
[N:5]	SET	RO	The options are:
			64KB N=13 32KB N=12 16KB N=11 8KB N=10 4KB N=9
[4:2]	OFFSET	RO	Data offset
[1]	Reserved	-	RESO .
[0]	RAMTYPE	RO	RAM type  O Tag RAM  1 Data RAM

### 5.12.2 DCAICRR and DCADCRR, Direct Cache Access Read Registers

The Direct Cache Access Instruction Cache Read Register (DCAICRR) and Direct Cache Access Data Cache Read Register (DCADCRR) registers are used by software to read the data from the L1 instruction cache and data cache from the location that the DCAICLR and DCADCLR registers determine.

#### **Usage Constraints**

The DCAICRR is RAZ if the L1 instruction cache is not present. The DCADCRR is RAZ if the L1 data cache is not present.

If the Security Extension is implemented, then this register is RAZ from the Non-secure state. Unprivileged access results in a BusFault exception.

These registers are also RAZ/WI if any of the following conditions are true:

- MSCR.ICACTIVE or MSCR.DCACTIVE is 0.
- PDRAMS is not powered up and clocked.
- The instruction or data cache is being automatically invalidated.

#### Configurations


These registers are always implemented.

#### **Attributes**

These registers are read-only and ignore all writes. These registers are not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the DCAICRR bit assignments when reading the instruction cache tag RAM.

Figure 5-12: DCAICRR bit assignments when reading the instruction cache tag RAM




The following table shows the DCAICRR bit assignments when reading the instruction cache tag RAM.

Table 5-19: DCAICRR bit assignments when reading the instruction cache tag RAM

Bits	Name	Туре	Function		
[31:22]	-	-	RESO		
[21]	VALID	RO	lid state of the instruction cache line.		
[20:N]	TAG	RO	Tag address. The number of significant bits of TAG depends on the instruction cache size.  64KB N=4 32KB N=3		
			16KB       N=2         8KB       N=1         4KB       N=0		
[N-1:0]	-	-	RESO, when N is not 0.		

The following figure shows the DCADCRR bit assignments when reading the data cache tag RAM.

Figure 5-13: DCADCRR bit assignments when reading the data cache tag RAM



<sup>-</sup> indicates Reserved bits

The following table shows the DCADCRR bit assignments when reading the data cache tag RAM.


Table 5-20: DCADCRR bit assignments when reading the data cache tag RAM

Bits	Name	Туре	Function
[31:26]	Reserved	-	RESO

Bits	Name	Туре	Function
[25:23]	STATUS	RO	Clean or dirty, transient, and outer attributes of the cache line. The attribute encoding is as follows: 0b000
			Cache line is clean.
			Cache line is transient.
			Outer attributes of the cache line are <b>UNKNOWN</b>
			0b001
			Cache line is clean.
			Cache line is not transient.
			Outer attributes of the cache line are <b>UNKNOWN</b> .
			0b010
			Cache line is dirty.
			Cache line is not transient.
			Outer attributes of the cache line are Non-cacheable.
			0b011
			Cache line is dirty.
			Cache line is not transient.
			Outer attributes of the cache line are Write-Back, Write Allocate.
			0b100
			Cache line is dirty.
			Cache line is not transient.
			Outer attributes of the cache line are Write-Back, No Write Allocate.
			0b101
			Cache line is dirty.
			Cache line is not transient.
			Outer attributes of the cache line are Write-Through, Write Allocate.
			0b110
			Cache line is dirty.
			Cache line is not transient.
			Outer attributes of the cache line are Write-Through, No Write Allocate.
			0b111 is reserved.
[22]	VALID	RO	Valid state of the data cache line entry.
[21:N]	TAG	RO	Tag address. The number of significant bits of TAG depends on the data cache size.
			<b>64KB</b> N=4
			<b>32KB</b> N=3
			<b>16KB</b> N=2 N=1
			4KB N=0
[N-1:0]	-	-	RESO, when N is not 0.

The following figure shows the DCAICRR and DCADCRR bit assignments when reading the instruction or data cache data RAM.

Figure 5-14: DCAICRR and DCADCRR bit assignments when reading the instruction or data cache data RAM



The following table shows the DCAICRR and DCADCRR bit assignments when reading the instruction or data cache data RAM.

Table 5-21: DCAICRR and DCADCRR bit assignments when reading the instruction or data cache data RAM

Bits	Name	Туре	Function
[31:0]	DATA	RO	Instruction or data cache data entry, ignoring Error Correcting Code (ECC).

# 5.13 Error bank registers

When the Cortex®-M55 processor is configured to support *Error Correcting Code* (ECC) logic, these registers record errors which occur during memory accesses to the L1 instruction and data cache and the TCM. They also allow certain memory locations to be locked so hard errors can be contained and corrected.

The following table lists the error bank registers.

Table 5-22: Error bank registers

Address	Name	Туре	Reset value	Description
0xE001E100	IEBRO	RW	0x00000000	5.13.1 IEBRO and IEBR1,
0xE001E104	IEBR1	RW	0x0000000	Instruction Cache Error Bank Register 0-1 on page 85
0xE001E110	DEBR0	RW	0x00000000	5.13.2 DEBRO and
0xE001E114	DEBR1	RW	0x00000000	DEBR1, Data Cache Error Bank Register 0-1 on page 86
0xE001E120	TEBRO	RW	0x0000000	5.13.3 TEBRO and TEBR1, TCM Error Bank Register 0-1 on page 87
0xE001E124	TEBRDATA0	Not accessible from software	0x0000000	5.13.3.1 Data for TCU Error Bank Register 0-1, TEBRDATAO and TEBRDATA1 on page 89

Address	Name	Туре	Reset value	Description
0xE001E128	TEBR1	RW	0x00000000	5.13.3 TEBRO and TEBR1, TCM Error Bank Register 0-1 on page 87
0xE001E12C	TEBRDATA1	Not accessible from software		5.13.3.1 Data for TCU Error Bank Register 0-1, TEBRDATAO and TEBRDATA1 on page 89

### 5.13.1 IEBRO and IEBR1, Instruction Cache Error Bank Register 0-1

The IEBRO and IEBR1 registers are the two error bank registers that are included for the L1 instruction cache. These registers are used to record errors that occur during memory accesses to the L1 instruction cache. They also allow certain memory locations to be locked so hard errors can be contained and corrected.

#### **Usage Constraints**

These registers are not banked between security states. If the Security Extension is implemented and AIRCR.BFHFNMINS is zero, this register is RAZ/WI from Non-secure state, and are only accessible from the Secure state.

These registers are only reset on Cold reset. Unprivileged access results in a BusFault exception.

#### Configurations


These registers are RAZ/WI if the L1 instruction cache is not present or if *Error Correcting Code* (ECC) is excluded.

#### **Attributes**

These registers are not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the IEBRO and IEBR1 bit assignments.

Figure 5-15: IEBRO and IEBR1 bit assignments



The following table shows the IEBRO and IEBR1 bit assignments.

#### Table 5-23: IEBRO and IEBR1 bit assignments

Bits	Name	Туре	Function				
[31:30]	SWDEF	RW	User-defined register field. Error detection logic sets this field to 0b00 on a new allocation and on Cold reset.				
[29:17]	Reserved	-	50				
[16]	BANK	RW	Indicates which RAM bank to use.  O Tag RAM. 1 Data RAM.				
[15:2]	LOCATION	RW	Indicates the location in the L1 instruction cache RAM.  [15] Way [14:5] Index [4:2] Line word offset.				
[1]	LOCKED	RW	Donly one IEBRn register can be locked at any time. If one of these registers is already locked, then writing to the LOCKED bit of another is ignored. The Cold reset value is 0.				
[0]	VALID	RW	Indicates whether the entry is valid or not.  O Entry is invalid. 1 Entry is valid.  The Cold reset value is 0.				

# 5.13.2 DEBRO and DEBR1, Data Cache Error Bank Register 0-1

The DEBRO and DEBR1 registers are the two error bank registers that are included for the L1 data cache. These registers are used to record errors that occur during memory accesses to the L1 data cache. They also allow certain memory locations to be locked so hard errors can be contained and corrected.

#### **Usage Constraints**

These registers are not banked between security states. If the Security Extension is implemented and AIRCR.BFHFNMINS is zero, this register is RAZ/WI from Non-secure state, and are only accessible from the Secure state.

These registers are only reset on Cold reset. Unprivileged access results in a BusFault exception.

#### Configurations


These registers are RAZ/WI if the L1 data cache is not present or if *Error Correcting Code* (ECC) is excluded.

#### Attributes

These registers are not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the DEBRO and DEBR1 bit assignments.

Figure 5-16: DEBR0 and DEBR1 bit assignments



The following table shows the DEBRO and DEBR1 bit assignments.

Table 5-24: DEBR0 and DEBR1 bit assignments

Bits	Name	Туре	Function
[31:30]	SWDEF	RW	User-defined register field. Error detection logic sets this field to 0b00 on a new allocation and on Cold reset.
[29:18]	Reserved	-	RESO
[17]	TYPE	RW	Indicates the error type.
			<ul><li>Single-bit error.</li><li>Multi-bit error.</li></ul>
[16]	BANK	-	Indicates which RAM bank to use.
			0 Tag RAM. 1 Data RAM.
[15:2]	LOCATION	-	Indicates the location in the data cache RAM.
			[15] Way
			[14:5] Index Line word offset.
[1]	LOCKED	RW	Indicates whether the location is locked or not.
			<ul> <li>Location is not locked and available for hardware to allocate.</li> <li>Software has locked the location and hardware is not allowed to allocate to this entry.</li> </ul>
			Only one DEBRn register can be locked at any time. If one of these registers is already locked, then writing to the LOCKED bit of another is ignored. The Cold reset value is 0.
[0]	VALID	RW	Indicates whether the entry is valid or not.
			0 Entry is invalid. 1 Entry is valid.
			The Cold reset value is 0.

### 5.13.3 TEBRO and TEBR1, TCM Error Bank Register 0-1

The TEBRO and TEBR1 registers record the location of errors in the TCM.

#### **Usage Constraints**

These registers are not banked between security states. If the Security Extension is implemented and AIRCR.BFHFNMINS is zero, this register is RAZ/WI from Non-secure state, and are only accessible from the Secure state.

These registers are only reset on Cold reset. Unprivileged access results in a BusFault exception.

### Configurations


If Error Correcting Code (ECC) is excluded, these registers are RAZ/WI.

#### **Attributes**

These registers are not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the TEBRO and TEBR1 bit assignments.

Figure 5-17: TEBRO and TEBR1 bit assignments



The following table shows the TEBRO and TEBR1 bit assignments.

Table 5-25: TEBRO and TEBR1 bit assignments

Bits	Name	Туре	Function			
[31:30]	SWDEF	RW	er-defined register field. Error detection logic sets this field to 0b00 on a new allocation and on Cold reset.			
[29]	Reserved	-	50			
[28]	POISON	RW	<ul> <li>Indicates whether a BusFault is generated or not.</li> <li>Load or non-word store (RMW) to an address that hits this TEBR accesses the corresponding TEBRDATA register and does not get a BusFault.</li> <li>Load to address that hits this TEBR gets a BusFault. Non-word store (RMW) to an address that hits this TEBR aborts the write.</li> </ul>			
[27]	TYPE	RW	Indicates the error type.  O Single-bit error.  1 Multi-bit error.			

Bits	Name	Туре	Function			
[26:24]	BANK	RW	Indicates which RAM bank to use.			
			0b000         DTCM0           0b001         DTCM1           0b010         DTCM2           0b011         DTCM3           0b100         ITCM			
[23:2]	LOCATION	RW	Indicates the physical location in the data cache RAM.			
[1]	LOCKED	RW	Indicates whether the location is locked or not.  1 Location is not locked and available for hardware to allocate. 2 Software has locked the location and hardware is not allowed to allocate to this entry.  3 Only one TEBRn register can be locked at any time. If one of these registers is already locked, then writing to the LOCKED bit of another is ignored. The Cold reset value is 0.			
[0]	VALID	RW	Indicates whether the entry is valid or not.  O Entry is invalid.  1 Entry is valid.  If software programs both TEBRn registers with the same LOCATION and BANK field values and VALID is set to 1, then the behavior of TCM accesses is UNPREDICTABLE. The Cold reset value is 0.			

### 5.13.3.1 Data for TCU Error Bank Register 0-1, TEBRDATA0 and TEBRDATA1

The TEBRDATA0 and TEBRDATA1 registers provide storage for corrected data that is associated with an error.

#### **Usage Constraints**

If the Security Extension is implemented and AIRCR.BFHFNMINS is zero, this register is RAZ/WI from Non-secure state, and are only accessible from the Secure state.

These registers are only reset on Cold reset. Unprivileged access results in a BusFault exception.

If Error Correcting Code (ECC) is excluded, these registers are RAZ/WI.

#### Configurations

These registers are always implemented.

#### **Attributes**

These registers are not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the TEBRDATAO and TEBRDATA1 bit assignments.

Figure 5-18: TEBRDATA0 and TEBRDATA1 bit assignments



The following table shows the TEBRDATAO and TEBRDATA1 bit assignments.

Table 5-26: TEBRDATA0 and TEBRDATA1 bit assignments

Bits	Name	Туре	Function
[31:0]	DATA	RO	The following access this register instead of the TCM location:
			Loads and stores from software running on the processor, if the address matches the location in the corresponding TEBR.
			Read and write transactions from the Subordinate AHB (S-AHB).

# 5.14 MSCR, Memory System Control Register

The MSCR controls the memory system features specific to the Cortex®-M55 processor.

#### Usage constraints

If Security Extension is implemented and AIRCR.BFHFNMINS is zero, this register is RAZ/WI from the Non-secure state.

### Configuration


This register is always implemented and is read-only when the data cache is not included.

#### **Attributes**

This register is not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the MSCR bit assignments.

Figure 5-19: MSCR bit assignments



The following table describes the MSCR bit assignments.

Table 5-27: MSCR bit assignments

Bits	Name	Туре	Description
[31:18]	Reserved	-	RESO
[17]	CPWRDN	RO	This bit indicates when the data and instruction caches are not accessible because they are either being powered down or being initialized using the automatic invalidation sequence. Software that is enabling the cache can use this bit to determine when the cache is available for use.  O Data and instruction cache in normal operational state.  Data and instructions cache powered down or automatic invalidation sequence is in process.  For on-line MBIST operations, Arm recommends that PMC-100 is not programmed to carry out a memory test to the cache RAM when this field is 0 because the test will fail. If this occurs, a memory powered down error is indicated to the PMC-100.
[16]	DCCLEAN	RW	This bit indicates whether the data cache contains any dirty lines. The options are:  0 L1 data cache contains at least one dirty line. 1 L1 data cache does not contain any dirty lines.  It is cleared to 0 on any write to the L1 data cache that sets the dirty bit.  It is cleared to 1 at the end of any automatic L1 data cache invalidate all. Software must only modify this register if it is restoring the state from before the core entered powerdown with the L1 data cache in retention.  This field is not updated when a dirty line is evicted, therefore, MCSR.DCCLEAN can be 0, if the cache is currently clean but previously contained dirty data since the last time it was automatically invalidated.  The reset value is 0.  If the data cache is not included, this field is RAZ/WI.
[15:14]	Reserved	-	RESO RESO

Bits	Name	Туре	Description		
[13]	ICACTIVE	RW	This bit indicates whether the L1 instruction cache is active. The options are:		
			<ul> <li>L1 instruction cache is inactive. There is no allocation or lookups. Cache maintenance and direct cache access operations are treated as NOPs.</li> <li>L1 instruction cache is active. This implies normal behavior.</li> <li>The reset value is 1.</li> <li>If the L1 instruction cache is not included, this field is RAZ/WI.</li> </ul>		
[12]	DCACTIVE	RW	This bit indicates whether the L1 data cache is active. The options are:		
			<ul> <li>0 L1 data cache is inactive. There is no allocation or lookups. Cache maintenance and direct cache access operations are treated as NOPs.</li> <li>1 L1 data cache is active. This implies normal behavior.</li> <li>The reset value is 1.</li> <li>If the L1 data cache is not included, this field is RAZ/WI.</li> </ul>		
[11:5]	Reserved	-	RESO .		
[4]	TECCCHKDIS	RW	This bit is intended to be used by SW to disable ECC checking, reporting and correction during SW initialization of the TCM memories. This prevents false ECC error reporting due to speculative TCM reads during SW initialization. Hence when this bit is b1, a TCM ECC error will not:  • cause a bus fault to be taken,  • update the TEBR or RAS registers,  • be reported on the DME bus.  O TCM ECC checking, reporting and correction is enabled.  1 TCM ECC checking, reporting and correction is disabled.  Reset value is b0.  Note:  • This bit is RAZ/WI if ECC is not included in the processor configuration or if ECC is not enabled.  • When SW TCM memory initialization is complete, SW must set this bit to b0.  • ECC code generation for TCM writes is not affected by this bit.		
[0]	E) /EQOEALUT	D) A (	This bit does not affect on-line MBIST.  This bit does not affect on-line MBIST.		
[3]	EVECCFAULT	RW	Enables asynchronous BusFault exceptions when data is lost on evictions. The options are:  O Asynchronous BusFaults are not generated when evicting lines with multi-bit errors in the data.  1 Asynchronous aborts are generated when evicting lines with multi-errors in the data.  This is intended for use in systems that do not support the AXI xPOISON signals. The reset value is 1. If ECC is not included, this field is RAZ/WI.		
[2]	FORCEWT	RW	Enables Forced Write-Through in the L1 data cache. The options are:		
			<ul> <li>Force Write-Through is disabled.</li> <li>Force Write-Through is enabled. All Cacheable memory regions are treated as Write-Through.</li> </ul> The reset value is 0.		
			If the L1 data cache is not included, this field is RAZ/WI.		

Bits	Name	Туре	Description	
[1]	ECCEN	RO	Indicates whether Error Correcting Code (ECC) is present and enabled. The options are:	
			<ul><li>0 ECC not present or not enabled.</li><li>1 ECC present and enabled.</li></ul>	
			The reset value depends on the ECC Verilog parameter and the external input signal INITECCEN. For more information on ECC Verilog parameter, see the RTL configuration section in the Arm® Cortex®-M55 Processor integration and Implementation Manual.	
			f ECC is not included, this field is RAZ/WI.	
			Note: This bit does not affect on-line MBIST.	
[0]	Reserved	-	RESO.	

# 5.15 PAHBCR, P-AHB Control Register

The PAHBCR enables accesses to *Peripheral AHB* (P-AHB) interface from software running on the processor. This register also provides information on the range of memory-mapped to the interface.

The P-AHB is always memory-mapped to a range of the Peripheral and Vendor\_SYS regions of the memory map. For more information on the memory map, see 8.1 Memory map on page 143.

#### **Usage Constraints**

If the Security Extension is implemented and AIRCR.BFHFNMINS is zero, this register is RAZ/WI from Non-secure state. Unprivileged access results in a BusFault exception.


#### Configuration

This register is always implemented.

#### **Attributes**

See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

#### Figure 5-20: PAHBCR bit assignments



The following table shows the PAHBCR bit assignments.

#### Table 5-28: PAHBCR bit assignments

Bits	Name	Туре	Description
[31:4]	-	-	Reserved.

Bits	Name	Туре	Description			
[3:1]	SZ	RO	P-AHB size. The options are:			
			0b000       OMB. This implies that P-AHB disabled.         0b001       64MB.         0b010       128MB.         0b011       256MB.         0b100       512MB.			
			Other encodings are reserved. At reset, the register field is loaded from the CFGPAHBSZ input signal. The CFGPAHBSZ signal determines the size of the peripheral port memory region.			
[0]	EN	RW	P-AHB enable. The options are:  P-AHB disabled. When disabled all accesses are made to the M-AXI interface. P-AHB enabled.  P-AHB enabled.  P-AHB enabled.  P-AHB enabled.  P-AHB enabled.  The reset value is derived from the INITPAHBEN signal.  This field only affects accesses in the Peripheral region of the memory map. Accesses from the Vendor_SYS region are always enabled.			

# 5.16 PFCR, Prefetcher Control Register

The PFCR controls the prefetcher. This register can be used to disable the prefetcher if it is causing issues.

#### **Usage Constraints**

If the Security Extension is implemented and AIRCR.BFHFNMINS is 0, then this register is RAZ/WI from Non-secure state. Unprivileged access causes a BusFault exception.

#### Configuration

This register is always implemented and is RAZ/WI when the L1 data cache is not included.

#### **Attributes**

This register is not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the PFCR bit assignments.

Figure 5-21: PFCR bit assignments



The following table shows the PFCR bit assignments.

#### Table 5-29: PFCR bit assignments

Bits	Name	Туре	Function			
[31:10]	Reserved	-	RESO			
[9:7]	MAX_OS	RW	Maximum outstanding line-fills			
			If the prefetcher is active it will never have more than MAX_OS outstanding line-fills issued on M-AXI at any given time.			
			Values of 0b000 and 0b111 are reserved. They will be treated as 0b001 and 0b110 respectively.			
			Reset value is 0b010			
[6:4]	MAX_LA	RW	aximum look-ahead distance. If the prefetcher is active, it will never have more than MAX_LA outstanding ne-fills per prefetch stream. MAX_LA controls the maximum number of line-fills queued up in the prefetcher, AX_OS controls how many requests are issued to M-AXI The value 0b111 is reserved Reset value is 0b110			
[3:1]	MIN_LA	RW	Minimum look-ahead distance.			
			f the prefetcher is active, it will always try to have at least MIN_LA outstanding line-fills per prefetch stream			
			MIN_LA controls the minimum number of line-fills queued up in the prefetcher, MAX_OS controls how many requests are issued to M-AXI			
			The value 0b111 is reserved			
			Reset value is 0b010			
[O]	ENABLE	RW	Prefetcher enable. The options are:			
			<ul><li>O Prefetcher is disabled.</li><li>1 Prefetcher is enabled.</li></ul>			
			The reset value is 0b1.			

# 5.17 Power mode control registers

The CPDLPSTATE and DPDLPSTATE registers allow software to control the required power mode of the functional and debug logic in the Cortex®-M55 processor.



Unprivileged access to either the CPDLPSTATE or DPDLPSTATE registers will result in a BusFault exception.

The following table lists the power mode control registers.

Table 5-30: Power mode control registers

Address	Name	Туре	Reset value	Description
0xE001E300	CPDLPSTATE	RW	0x00000xx3  Note: Bits [9:8] and [5:4] can be RAZ/WI depending on your processor implementation. See 5.17.1 CPDLPSTATE, Core Power Domain Low Power State Register on page 96 for more information.	5.17.1 CPDLPSTATE, Core Power Domain Low Power State Register on page 96
0xE001E304	DPDLPSTATE	RW	0x0000003	5.17.2 DPDLPSTATE, Debug Power Domain Low Power State Register on page 97

### 5.17.1 CPDLPSTATE, Core Power Domain Low Power State Register

The CPDLPSTATE register specifies the required low-power states for core (PDCORE), Extension Processing Unit (PDEPU), and RAM (PDRAMS) power domains.

#### **Usage Constraints**

If AIRCR.BFHFNMINS is 0, then these registers are RAZ/WI from Non-secure state. Unprivileged access results in a BusFault exception.

#### Configurations


This register is always implemented.

#### **Attributes**

This register is not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the CPDLPSTATE bit assignments.

Figure 5-22: CPDLPSTATE bit assignments



The following table shows the CPDLPSTATE bit assignments.

Table 5-31: CPDLPSTATE bit assignments

Bits	Name	Туре	Function
[31:10]	Reserved	-	RESO

Bits	Name	Туре	Function		
[9:8]	RLPSTATE	RW	Powerup state for PDRAMS power domain. This field indicates the minimum power mode that software requests. The actual requested power mode might depend on other conditions, for example, power domain activity. The actual transition of the power mode is performed by the P-Channel.		
			0b00         ON           0b01         Reserved           0b10         Reserved           0b11         OFF		
			Note: This field is used only to control the Cache/No cache operating mode for the P-Channel. RAM retention is enabled by entering any of the following power modes:		
			MEM_RET (Cache)     FULL_RET (Cache)		
			LOGIC_RET (Cache)		
			For more information, 7.4 Core P-Channel and power mode selection on page 132. If the L1 data cache and instruction cache are not present, this field is RAZ/WI. The reset value is 0b11 on Cold reset.		
[7:6]	Reserved	-	RESO		
[5:4]	ELPSTATE	RW	Type of low-power state for PDEPU. This field indicates the minimum power mode that software requests. The actual requested power mode might depend on other conditions, for example, power domain activity. The actual transition of the power mode is performed by the P-Channel.		
			0b00ON. PDEPU is not in low-power state0b01ON, but the clock is off0b10RET0b11OFF		
			If the Extension Processing Unit (EPU) is not present, this field is RAZ/WI. The reset value is 0b11 on Cold reset.		
[3:2]	Reserved	-	RESO		
[1:0]	CLPSTATE	RW	Type of low-power state for PDCORE. This field indicates the minimum power mode that software requests. The actual requested power mode might depend on other conditions, for example, power domain activity. The actual transition of the power mode is performed by the P-Channel.		
			0b00ON. PDCORE is not in low-power state0b01ON, but the clock is off0b10RET0b11OFF		
			The reset value is 0b11 on Cold reset.		

### 5.17.2 DPDLPSTATE, Debug Power Domain Low Power State Register

The DPDLPSTATE register specifies the required low-power states for the debug (PDDEBUG) power domain.

#### **Usage Constraints**

If the Security Extension is implemented and AIRCR.BFHFNMINS is 0, then these registers are RAZ/WI from Non-secure state.

#### Configurations


This register is always implemented.

#### **Attributes**

This register is not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the DPDLPSTATE bit assignments.

Figure 5-23: DPDLPSTATE bit assignments



The following table shows the DPDLPSTATE bit assignments.

Table 5-32: DPDLPSTATE bit assignments

Bits	Name	Туре	Function
[31:2]	Reserved	-	RESO
[1:0]	DLPSTATE	RW	Type of low-power state for PDDEBUG. This field indicates the minimum power mode that software requests. The actual requested power mode might depend on other conditions, for example, power domain activity.  Ob00 ON. PDDEBUG is not in low-power state. Ob01 ON, but the clock is off. Ob10 RESERVED. Treated as ON, but clock OFF. Ob11 OFF.  The reset value is 0b11 at debug Cold reset, which is controlled by the nDBGRESET signal.

# 5.18 Processor configuration information registers

The CFGINFOSEL and CFGINFORD registers provide information about the configuration of the processor including the values of all the Verilog parameters used during synthesis and input wire tie-off signals.

See 3.7 Cortex-M55 implementation options on page 42 for more information on the processor configuration options. For more detail on the RTL parameter values, see the Arm® Cortex®-M55 Processor Integration and Implementation Manual. The Arm® Cortex®-M55 Processor Integration and Implementation Manual is a confidential document that is available to licensees only and Arm partners with an NDA agreement.

The following table lists the processor configuration information registers.

**Table 5-33: Processor configuration information registers** 

Address	Name	Туре	Reset value	Description
0xE001E700	CFGINFOSEL	WO		5.18.1 CFGINFOSEL, Processor configuration information selection register on page 99
0xE001E704	CFGINFORD	RO		5.18.2 CFGINFORD, Processor configuration information read data register on page 102

# 5.18.1 CFGINFOSEL, Processor configuration information selection register

The CFGINFOSEL register selects the configuration information which can then be read back using CFGINFORD.

#### Usage constraints

Unprivileged access results in a BusFault exception.

#### Configurations


This register is always implemented.

#### **Attributes**

This register is banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the CFGINFOSEL bit assignments.

Figure 5-24: CFGINFOSEL bit assignments



The following table describes the CFGINFOSEL bit assignments.

Table 5-34: CFGINFOSEL bit assignments

Field	Name	Туре	Description
[31:0]	Configuration information selected	WO	The value of this field depends on the configuration information selected.

The following table lists the CFGINFOSEL register value that depends on the configuration information selected.

Table 5-35: Configuration parameter selection used by the CFGINFOSEL register

CFGINFOSEL value	Configuration information selected
0x1	ICACHESZ
0x2	DCACHESZ
0x3	ECC
0x4	FPU
0x5	MVE
0x6	SECEXT
0x7	CPIF
0x8	MPU_NS
0x9	MPU_S
0xA	SAU
0xB	ITGU
0xC	ITGUBLKSZ
0xD	ITGUMAXBLKS
0xE	DTGU
0xF	DTGUBLKSZ
0x10	DTGUMAXBLKS
0x11	NUMIRQ
0x12	IRQLVL
0x20+n, where 0≤ n≤ 0xF	IRQTIER[(n*32)+31:(n*32)]
0x30+n, where 0≤ n≤ 0xF	IRQDIS[(n*32)+31:(n*32)]
0x40	BUSPROT
0x41	LOCKSTEP
0x42	DBGLVL
0x43	ITM
0x44	ETM
0x45	PMC
0x46	PMCPROGSIZE
0x47	IWIC
0x48	WICLINES
0x49	CTI

CFGINFOSEL value	Configuration information selected
0x4A	RAR
0x4B	INITL1RSTDIS
0x4C	CFGMEMALIAS
0x4D	CDECP
0x4E	CDERTLID
0x4F	Reserved
0x50	FLOPPARITY
0x51	IDCACHEID

• INITLIRSTDIS and CFGMEMALIAS select the corresponding external input wire tieoff signal value.




- Input wire tie-off signals also affect the FPU, MVE, MPU\_NS, MPU\_S, and SAU values that are read. These signals are CFGFPU, CFGMVE, MPUNSDISABLE, MPUSDISABLE, and SAUDISABLE, respectively. If the input wire tie-off disables the feature, then the configuration indicates that the feature is not supported.
- The parameter IRQDIS is selected across multiple values.

#### **CFGINFOSEL** register value examples

The following figure shows the CFGINFOSEL bit assignments when CFGMEMALIAS parameter is selected.

Figure 5-25: CFGINFOSEL bit assignments showing CFGMEMALIAS




The following table describes the CFGINFOSEL bit assignments when CFGMEMALIAS parameter is selected.

Table 5-36: CFGINFOSEL bit assignments showing CFGMEMALIAS

Field	Name	Туре	Description
[31:7]	Reserved	-	RESO
[6:0]	CFGMEMALIAS	WO	The value is 0x4C.

The following figure shows the CFGINFOSEL bit assignments when IRQTIER[63:32] parameter is selected and n=1.

Figure 5-26: CFGINFOSEL bit assignments showing IRQTIER when n=1



The following table describes the CFGINFOSEL bit assignments showing IRQTIER[63:32] when n=1.

Table 5-37: CFGINFOSEL bit assignments showing IRQTIER when n=1

Field	Name	Туре	Description	
[31:6]	Reserved	-	RESO	
[5:0]	IRQTIER	WO	The value is 0x21, indicating IRQTIER[63:32].	

### 5.18.2 CFGINFORD, Processor configuration information read data register

The CFGINFORD register can be used to display the configuration information that the CFGINFOSEL register selects.

#### Usage constraints

Unprivileged access results in a BusFault exception.

#### Configurations


This register is always implemented.

#### **Attributes**

This register is read-only and is banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the CFGINFORD bit assignments.

Figure 5-27: CFGINFORD bit assignments



The following table describes the CFGINFORD bit assignments.


Table 5-38: CFGINFORD bit assignments

Field	Name	Туре	Description
[31:0]	Configuration information displayed	RO	The value of this field depends on the configuration information selected.

#### **CFGINFORD** register value examples

The following figure shows the CFGINFORD bit assignments when the CFGINFOSEL register selects the CFGMEMALIAS parameter.

Figure 5-28: CFGINFORD bit assignments showing CFGMEMALIAS



The following table describes the CFGINFORD bit assignments when CFGMEMALIAS configuration input signal is selected and the alias bit selected is 28.

Table 5-39: CFGINFORD bit assignments showing CFGMEMALIAS

Field	Name	Туре	Description	
[31:5]	Reserved	-	RESO	
[4:0]	CFGMEMALIAS	RO	The value that is displayed is 0b10000 to indicate that alias bit 28 has been selected.	

The following figure shows the CFGINFORD bit assignments when IRQTIER parameter is selected and n=1.

Figure 5-29: CFGINFORD bit assignments showing IRQTIER when n=1



The following table describes the CFGINFOSEL bit assignments showing IRQTIER[63:32] when n=1. For this example, we are assuming that IRQTIER[63:32] is 0 for all interrupts, indicating lowest latency for IRQ32 to IRQ63.

Table 5-40: CFGINFORD bit assignments showing IRQTIER when n=1

Field	Name	Туре	Description
[63:32]	IRQTIER	RO	0x0000000

# 5.19 ID\_PFR0, Processor Feature Register 0

The ID\_PFRO register contains a field that indicates the version of the *Reliability*, *Availability*, *and Serviceability* (RAS) extension supported.

#### Usage constraints

Unprivileged access results in a BusFault exception.

This register is accessible through unprivileged *Debug AHB* (D-AHB) debug requests when either DAUTHCTRL\_S.UIDAPEN or DAUTHCTRL\_NS.UIDAPEN is set.

#### Configurations

This register is always implemented.

#### **Attributes**

This register is not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the ID\_PFRO bit assignments.

#### Figure 5-30: ID\_PFR0 bit assignments



The following table describes the ID\_PFRO bit assignments.

#### Table 5-41: ID\_PFR0 bit assignments

Field	Name	Туре	Description		
[31:28]	RAS	RO	Identifies which version of the RAS architecture is implemented.		
			<b>0ъ0010</b> Version 1.		
[27:8]	Reserved	-	RESO		
[7:4]	State1	RO	T32 instruction set support.		
			<b>0b0011</b> T32 instruction set including Thumb-2 technology is implemented.		
[3:0]	State0	RO	A32 instruction set support.		
			<b>0ъ0000</b> A32 instruction set is not implemented.		

# 5.20 ITCMCR and DTCMCR, TCM Control Registers

The ITCMCR and DTCMCR registers enable access to the *Tightly Coupled Memories* (TCMs) by software running on the processor. These registers also provide information on the physical size of the memory connected.

#### **Usage Constraints**

If the Security Extension is implemented and AIRCR.BFHFNMINS is 0, then these registers are RAZ/WI from Non-secure state. Unprivileged access results in a BusFault exception. If the external input signal, LOCKTCM is asserted, these registers are read-only. For more information on LOCKTCM, see C.28 Miscellaneous signals on page 388.

#### Configuration


These registers are always implemented.

#### **Attributes**

These registers are not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the ITCMCR and DTCMCR bit assignments.

Figure 5-31: ITCMCR and DTCMCR bit assignments



The following table shows the ITCMCR and DTCMCR bit assignments.

#### Table 5-42: ITCMCR and DTCMCR bit assignments

Bits	Name	Туре	Description
[31:7]	-	-	Reserved.

Bits	Name	Туре	Description		
[6:3]	SZ	RO	TCM size indicates the size of the relevant TCM. The options are:		
			0ь0000 N	o TCM implemented.	
				КВ	
			0 <b>ь</b> 0100 8Н	КВ	
			<b>0b0101</b> 1c	KB	
			<b>0b0110</b> 32	2KB	
				4KB	
				28KB	
				56KB	
				12KB	
				MB	
				MB	
				MB MB	
				MB 6MB	
			OBILLI		
			All other encodings are reserve	ed. The reset value is derived from the CFGITCMSZ and CFGDTCMSZ signals.	
[2:1]	Reserved	-	RAZ/WI.		
[O]	EN	RW	TCM enable. When a TCM is disabled all accesses are made to the <i>Manager AXI</i> (M-AXI) interface. The options are:		
			<ul><li>TCM disabled.</li><li>TCM enabled.</li></ul>		
			The reset value is derived from This field only affects software enabled.	n the INITTCMEN signal. e accesses to the TCM. Accesses to the TCM from the S-AHB interface are always	

# 5.21 TCM security gate registers

The TCM security gates that are associated with the *Instruction Tightly Coupled Memory* (ITCM) and *Data Tightly Coupled Memory* (DTCM) are configured using the ITGU\_CTRL and DTGU\_CTRL registers, respectively. Additionally, there is a set of registers with a group of blocks, ITGU\_LUTn and DTGU\_LUTn. The configuration of a gate can be read from the read-only ITGU\_CFG and DTGU\_CFG registers.

The following table lists the TCM security gate registers.

Table 5-43: TCM security gate registers

Address	Name	Туре	Reset value	Description
0xE001E500	ITGU_CTRL	RW		5.21.1 ITGU_CTRL and DTGU_CTRL, ITGU and DTGU Control Registers on page 107
0xE001E504	ITGU_CFG	RO		5.21.2 ITGU_CFG and DTGU_CFG, ITGU and DTGU Configuration Registers on page 108

Address	Name	Туре	Reset value	Description
0xE001E510+4n	ITGU_LUTn	<ul> <li>RW if 32n+1&lt;2<sup>Numbe</sup> of ITGU blocks</li> <li>RO if 32n+1≥2<sup>Numbe</sup> of ITGU blocks</li> </ul>		5.21.3 ITGU_LUTn and DTGU_LUTn, ITGU and DTGU Look Up Table Registers on page 109
0xE001E600	DTGU_CTRL	RW	0x0000003	5.21.1 ITGU_CTRL and DTGU_CTRL, ITGU and DTGU Control Registers on page 107
0xE001E604	DTGU_CFG	RO	0xX0002X0X	5.21.2 ITGU_CFG and DTGU_CFG, ITGU and DTGU Configuration Registers on page 108
0xE001E610+4n	DTGU_LUTn	<ul> <li>RW if 32n+1&lt;2<sup>Numbe</sup> of ITGU blocks</li> <li>RO if 32n+1≥2<sup>Numbe</sup> of ITGU blocks</li> </ul>		5.21.3 ITGU_LUTn and DTGU_LUTn, ITGU and DTGU Look Up Table Registers on page 109

### 5.21.1 ITGU\_CTRL and DTGU\_CTRL, ITGU and DTGU Control Registers

The ITGU\_CTRL and DTGU\_CTRL registers are the main *TCM Gate Unit* (TGU) control registers for the ITCM and DTCM respectively.

#### Usage constraints

If the Security Extension is implemented, these registers are RAZ/WI from the Non-secure state. Unprivileged access results in a BusFault exception. If the Security Extension is not implemented and TCM security gating is not included in the processor, then these registers are RAZ/WI.

If the external input signal LOCKITGU is asserted, the ITGU\_CTRL register is read-only. If the external input signal LOCKDTGU is asserted, the DTGU\_CTRL register is read-only.

#### Configurations


These registers are always implemented, but their behavior depends on whether the ITGU and DTGU are present.

#### Attributes

These registers are not banked between Security states. For more information, see 5.11 IMPLEMENTATION DEFINED registers summary on page 75.

The following figure shows the ITGU CTRL and DTGU CTRL bit assignments.

Figure 5-32: ITGU\_CTRL and DTGU\_CTRL bit assignments



The following table describes the ITGU\_CTRL and DTGU\_CTRL bit assignments.

Table 5-44: ITGU\_CTRL and DTGU\_CTRL bit assignments

Field	Name	Туре	Description	
[31:2]	Reserved	-	-	
[1]	DEREN	RW	Enable Subordinate AHB (S-AHB) error response for TGU fault. The options are:	
			<ul><li>0 Error response is not enabled.</li><li>1 Error response is enabled.</li></ul>	
[0]	DBFEN	RW	Enable data side BusFault for TGU fault. The options are:	
			<ul><li>BusFault not enabled.</li><li>BusFault enabled.</li></ul>	

# 5.21.2 ITGU\_CFG and DTGU\_CFG, ITGU and DTGU Configuration Registers

The ITGU\_CFG and DTGU\_CFG registers allow the reading of configuration values for the ITGU and DTGU respectively.

#### Usage constraints

If the Security Extension is implemented, these registers are RAZ/WI from the Non-secure state. Unprivileged access results in a BusFault exception. If the Security Extension is not implemented and TCM security gating is not included in the processor, then these registers are RAZ/WI.

#### Configurations


These registers are always implemented, but their behavior depends on whether the ITGU and DTGU are present.

#### **Attributes**

These registers are not banked between Security states. For more information, see 5.11 IMPLEMENTATION DEFINED registers summary on page 75.

The following figure shows the ITGU CFG and DTGU CFG bit assignments.

Figure 5-33: ITGU\_CFG and DTGU\_CFG bit assignments



The following table describes the ITGU\_CFG and DTGU\_CFG bit assignments.

Table 5-45: ITGU\_CFG and DTGU\_CFG bit assignments

Field	Name	Туре	Description	
[31]	PRESENT	-	This field determines if the TGU is present. The options are:	
			0 TGU not present. 1 TGU is present	
[30:12]	Reserved	-	RESO	
[11:8]	NUMBLKS	RO	NUMBLKS=CFGxTCMSZ+4 -xTGUBLKSZ The number of TCM blocks is 2 <sup>NUMBLKS</sup> . Where:	
			• CFGxTCMSZ is the configured TCM size.	
			**TGUBLKSZ is the configured Instruction Tightly Coupled Memory Gate Unit (ITGU) or Data Tightly Coupled Memory Gate Unit (DTGU) block size.	
[7:4]	Reserved	-	RESO	
[3:0]	BLKSZ	RO	TGU block size in bytes. This is 2 <sup>BLKSZ+5</sup> . This field is determined by the Verilog parameter xTGUBLKSZ.	

# 5.21.3 ITGU\_LUTn and DTGU\_LUTn, ITGU and DTGU Look Up Table Registers

The ITGU\_LUTn and DTGU\_LUTn registers allows identifying the TGU blocks as Secure or Non-secure, where n is in the range 0-15.

#### **Usage constraints**

If the Security Extension is implemented, these registers are RAZ/WI from the Non-secure state. Unprivileged access results in a BusFault exception.

If the Security Extension is not implemented, then TCM security gating is not included in the processor and these registers are RAZ/WI.

If the external input signal LOCKITGU is asserted, the ITGU\_LUTn register is read-only.

If the external input signal LOCKDTGU is asserted, the DTGU LUTn register is read-only.

#### Configurations

The number of programmable blocks depends on the processor configuration and the physical TCM size. This is calculated using the following formula, where x is I for ITGU and D for DTGU:

 $N = 2^{xTGU\_CFG.NUMBLKS}$ 


Accesses to register fields associated with blocks above the programmable number are treated as RAZ/WI. For more information on the ITGU\_CFG and DTGU\_CFG registers and the NUMBLKS field, see 5.21.2 ITGU\_CFG and DTGU\_CFG, ITGU and DTGU Configuration Registers on page 108 .

#### **Attributes**

These registers are not banked between Security states. For more information, see 5.11 IMPLEMENTATION DEFINED registers summary on page 75.

The following figure shows the ITGU LUTn and DTGU LUTn bit assignments.

Figure 5-34: ITGU\_LUTn and DTGU\_LUTn bit assignments



The following table describes the ITGU LUTn and DTGU LUTn bit assignments where:

- 0≤n≤15
- 0≤i≤31
- N is the number of programmable blocks: N=2<sup>xTGU\_CFG.NUMBLKS</sup>
- x is I for ITGU and D for DTGU

Table 5-46: ITGU\_LUTn and DTGU\_LUTn bit assignments for implemented block mapping

Field	Name	Туре	Description
[31:0]	BLK[32n +i]	• RO for 32n+i≥N	If 32n+i <n, 1="" 32n+i="" 32n+i≥n,="" accesses="" and="" are="" are:="" as="" bit="" block="" if="" implemented,="" is="" mapped="" mapping="" non-secure="" not="" o="" options="" secure="" security="" td="" the="" then="" treated<=""></n,>
			If 32n+i≥N, then the block 32n+i is not implemented, and the accesses are treated as RAZ/WI.

#### 5.21.3.1 ITGU LUTn and DTGU LUTn example

Consider the following example to calculate ITGU\_LUTn and DTGU\_LUTn, with ITGU\_CFG.NUMBLKS and DTGU\_CFG.NUMBLKS set to 4.

### Number of programmable blocks (N)=2<sup>xTGU\_CFG.NUMBLKS</sup>

<code>xTGU\_CFG.NUMBLKS=CFGxTCMSZ+4-xTGUBLKSZ</code>, where x can be I or D for ITCM and DTCM respectively.

If CFGxTCMSZ is 0b011 and xTGUBLKSZ is 3, then  $xTGU\_CFG.NUMBLKS$  is 4.  $N=2^4$ , that is 16.

#### Number of xTGU\_LUTn registers

Up to 16 xTGU\_LUTn registers can be configured which each register supporting 32 blocks, with n in the range 0-15. In this example, only one xTGU\_LUT register is required, that is, ITGU\_LUT and DTGU\_LUT, where n=0.

#### Calculating the BLK[32n+i], where i is the bit offset in the register and can be in the range 0-31


Since n=0 because all programmable blocks can fit into one 32-bit register, BLK is calculated as:

BLK[ $(32\times0)+0$ ] to BLK[ $(32\times0)+15$ ]. That is, BLK[0] to BLK[15].

#### Bit assignments

The following figure shows the bit assignments for xTGU\_LUT when n=0.

Figure 5-35: ITGU\_LUT and DTGU\_LUT bit assignments



The following table describes the bit assignments.

Table 5-47: ITGU\_LUTn and DTGU\_LUTn bit assignments for implemented block mapping

Field	Name	Туре	Description
[31:16]	-	RO	RAZ/WI.
[15:0]	BLK[0] to BLK[15]	RW	If 32n+i <n, 32n+i="" are:="" as="" bit="" block="" implemented="" mapped="" mapping="" options="" secure.<="" security="" td="" the="" then="" •=""></n,>
			1 Block mapped as Non-secure.

### 5.22 EWIC interrupt status access registers

The External Wakeup Interrupt Controller (EWIC) interrupt status access registers, EVENTSPR, EVENTMASKA, and EVENTMASKN registers provide access to the Nested Vectored Interrupt Controller (NVIC) state that must be used to carry out software transfers to and from the EWIC in the system for sleep entry and exit when the automatic transfer feature is disabled.

The following table lists the EWIC interrupt status access registers.

Table 5-48: EWIC interrupt status access registers

Address	Name	Туре	Reset value	Description
0xE001E400	EVENTSPR	WO		5.22.1 EVENTSPR, Event Set Pending Register on page 112

Address	Name	Туре	Reset value	Description
0xE001E480	EVENTMASKA	RO		5.22.2 EVENTMASKA
0xE001E484+4n	EVENTMASKn	RO	UNKNOWN	and EVENTMASKn, n=0-14, Wakeup Event Mask Registers on page 113

#### 5.22.1 EVENTSPR, Event Set Pending Register

The EVENTSPR is a write-only register that is used to set pending events at wakeup that cannot be directly set in the *Nested Vectored Interrupt Controller* (NVIC) using the architecture programming model.

#### Usage constraints

If the Security Extension is implemented and AIRCR.BFHFNMINS is zero, this register is RAZ/WI from the Non-secure state. Unprivileged access results in a BusFault exception.

#### Configurations


This register is always implemented.

#### **Attributes**

This register is not banked between Security states. For more information, see 5.11 IMPLEMENTATION DEFINED registers summary on page 75. The format of this register is identical to the EWIC\_PENDO register. For more information on the EWIC\_PENDO register, see A.2.6 EWIC\_PENDA and EWIC\_PENDN, EWIC Pend Event Registers on page 327.

The following figure shows the EVENTPSR bit assignments.

Figure 5-36: EVENTSPR bit assignments



The following table describes the EVENTSPR bit assignments.

Table 5-49: EVENTSPR bit assignments

Field	Name	Туре	Description Control of the Control o	
[31:3]	Reserved	-	RESO	
[2]	EDBGREQ		A write of one to this field causes the processor to behave as if an external debug request has occurred. A write of zero is ignored.	

Field	Name	Туре	Description
[1]	NMI		A write of one to this field causes the processor to behave as if a non-maskable interrupt, NMI, has occurred. A write of zero is ignored.
[O]	EVENT	WO	A write of one to this field causes the processor to behave as if an RXEV event has occurred. A write of zero is ignored.

# 5.22.2 EVENTMASKA and EVENTMASKn, n=0-14, Wakeup Event Mask Registers

The EVENTMASKA and EVENTMASKN are read-only registers that provide the events on sleep entry which cause the processor to wake up. EVENTMASKA includes information about internal events and the EVENTMASKN registers cover external interrupt requests (IRQ). There is one register implemented for each of the 32 external interrupts that the *External Wakeup Interrupt Controller* (EWIC) supports. The EVENTMASKA register is always implemented.

#### Usage constraints

If the Security Extension is implemented and AIRCR.BFHFNMINS is zero, this register is RAZ/WI from the Non-secure state. Unprivileged access results in a BusFault exception.

#### Configurations


These registers are always implemented.

#### **Attributes**

These registers are not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the EVENTMASKA bit assignments.

Figure 5-37: EVENTMASKA bit assignments



The following table describes the EVENTMASKA bit assignments.

Table 5-50: EVENTMASKA bit assignments

Field	Name	Туре	Description	
[31:3]	-	-	Reserved, RESO	
[2]	EDBGREQ	RO	Mask for external debug request. If this bit is 0, the mask is enabled.	

Field	Name	Туре	Description	
[1]	NMI	RO	Mask for NMI. If this bit is 0, the mask is enabled. <sup>1</sup>	
[O]	EVENT	RO	Sensitive to RXEV when in WFE sleep	




EVENTMASKA[0] is **RESO** as the wakeup sensitivity to an external event is determined by the sleep entry instruction and not the processor state. The software transfer sequence must set the EWIC\_MASKA.EVENT register field, if the sleep entry instruction is WFE.

EWIC\_MASKA.EVENT should be set to 0b0 if the sleep entry instruction is not WFE. For more information on EWIC\_MASKA, see A.2.5 EWIC\_MASKA and EWIC\_MASKN, EWIC Mask Registers on page 326.

The following figure shows the EVENTMASKn, where n=0-14, bit assignments.

Figure 5-38: EVENTMASKn, where 0≤n<15, bit assignments



The following table describes the EVENTMASKn, where n=0-14, bit assignments.

Table 5-51: EVENTMASKn, where 0≤n<15, bit assignments

Field	Name	Туре	Description
[31:0]	IRQ		Masks for interrupts $(n\times32)$ to $((n+1)\times32)-1$ . If any of the bits are 0, the mask is enabled for the associated interrupt. Additionally, any interrupt that the WIC does not support is also RAZ.

### 5.23 STL observation registers

The Cortex®-M55 processor includes observation registers which can only be used by the *Software Test Library* (STL) to observe the internal state of the *Nested Vectored Interrupt Controller* (NVIC) priority tree outputs and to sample the *Memory Protection Unit* (MPU) region hit and associated attributes when a MemManage fault occurs on an instruction fetch or data access based on a programmable address.

For more information on STL, see the safety documentation associated to the processor IP. The safety documentation is part of the licensable processor IP safety package.

The following table lists the STL observation registers.

<sup>&</sup>lt;sup>1</sup> An NMI can be masked in certain cases where the execution priority is equal to or higher than NMI priority.

Table 5-52: STL observation registers

Address	Name	Туре	Reset value	Description
0xE001E800	STLNVICPENDOR	RO	0x00000000	5.23.1 STLNVICPENDOR
0xE001E804	STLNVICACTVOR	RO	0x00000000	and STLNVICACTVOR, NVIC observation registers on page 115
0xE001E810	STLIDMPUSR	RW	0x0000000	5.23.2 STLIDMPUSR,
0xE001E814	STLIMPUOR	RO	0x0000000	STLIMPUOR, STLDOMPUOR, and
0xE001E818	STLD0MPUOR	RO	0x0000000	STLD1MPUOR, MPU
0xE001E81C	STLD1MPUOR	RO	0x0000000	observation registers on page 116

# 5.23.1 STLNVICPENDOR and STLNVICACTVOR, NVIC observation registers

The STLNVICPENDOR and STLNVICACTVOR registers can be used to observe the current output state of the NVIC pending and active priority tree which represents the highest priority pended or active interrupt at the point that the register is read.

#### Usage constraints

If the Security Extension is implemented, this register is RAZ/WI from the Non-secure state. Unprivileged access results in a BusFault exception.

#### Configurations


This register is always implemented.

#### **Attributes**

This register is not banked between Security states.

The following figure shows the STLNVICPENDOR and STLNVICACTVOR bit assignments.

Figure 5-39: STLNVICPENDOR and STLNVICACTVOR bit assignments



The following table describes the STLNVICPENDOR and STLNVICACTVOR bit assignments.

Table 5-53: STLNVICPENDOR and STLNVICACTVOR bit assignments

Field	Name	Туре	Description
[31:19]	Reserved	-	RESO

Field	Name	Туре	Description		
[18]	VALID	RO	Priority tree output is valid.		
[17]	TARGET	RO	Exception Security target.		
			0 Secure 1 Non-secure		
[16:9]	PRIORITY	RO	Exception priority. This field is 0x00 for exceptions with fixed priority in INTNUM.		
[8:0]	INTNUM	RO	Exception number		
			16 > INTNUM ≥ 0 INTNUM ≥ 16	Arm®v8-M exceptions IRQ	

# 5.23.2 STLIDMPUSR, STLIMPUOR, STLD0MPUOR, and STLD1MPUOR, MPU observation registers

The STLIMPUOR, STLDOMPUOR and STLD1MPUOR registers can be used to observe the MPU region hit and memory attributes associated with a MemManage fault on an instruction fetch or data access based on the address specified in MPU sample register STLIDMPUSR.

The Cortex®-M55 processor includes two data MPU channels D0 and D1. Channel D0 is used for all load and store instructions, Channel D1 is used to handle the following cases:

- MVE scatter/gather operations where the data type is not U64
- Any data read or write which is not naturally-aligned to the data type and crosses a 32-byte region
- MPU look-up for data cache eviction from a write to a dirty line or cache maintenance operation
- MPU look-up for the data prefetcher

#### Usage constraints

If the Security Extension is implemented, this register is RAZ/WI from the Non-secure state. Unprivileged access results in a BusFault exception.

#### Configurations


This register is always implemented.

#### **Attributes**

This register is not banked between Security states.

The following figure shows the STLIDMPUSR bit assignments.

Figure 5-40: STLIDMPUSR bit assignments




The following table describes the STLIDMPUSR bit assignments.

Table 5-54: STLIDMPUSR bit assignments

Field	Name	Туре	Description	
[31:5]	ADDR	RW	Sample address	
[4:3]	Reserved	-	RESO	
[2]	INSTR	RW	Select instruction MPU	
[1]	DATA	RW	Select data channel 0 or data channel 1 MPU	
[0]	Reserved	-	RESO	

The following figure shows the STLIMPUOR, STLDOMPUOR and STLD1MPUOR bit assignments.

Figure 5-41: STLIMPUOR, STLD0MPUOR and STLD1MPUOR bit assignments



The following table describes the STLIMPUOR, STLDOMPUOR and STLD1MPUOR bit assignments.

Table 5-55: STLIMPUOR, STLD0MPUOR and STLD1MPUOR bit assignments

Field	Name	Туре	Description
[31:17]	Reserved	-	RESO RESO

Field	Name	Туре	Description		
[16:9]	HITREGION	RO	MPU region hit for data STLD0MPUOR and STLD1MPUOR		
			Note:  • HITREGION range depends on the processor security state and MPU configuration  • HITREGION[7:4] is RAZ  This field is RAZ for STLIMPUOR and STLD1MPUOR		
[8:0]	ATTR	RO	Memory attributes  ATTR[8] Shareability ATTR[7:4] Outer attributes ATTR[3:0] Inner attributes  Inner and outer attributes use encoding from MAIR_ATTR, Memory Attribute Indirection Register Attributes in Arm®v8-M Architecture Reference Manual.		

• STLIMPUOR, STLDOMPUOR and STLD1MPUOR are reset to 0x0000000 when the STLIDMPUSR register is updated



• STLIMPUOR, STLDOMPUOR and STLD1MPUOR are updated independently if a fault is detected on the associated MPU if the associated selection fields in the STLIDMPUSR register is set. For example, if the sample register is configured to select the data MPU, STLIDMPUSR.DATA is 0b1, then an access on either channel D0 or D1 is captured in the appropriate observation register STLD0MPUOR or STLD1MPUOR.

### 6. Initialization

This chapter describes how to initialize the Cortex®-M55 processor and which registers to access to enable functionality before using the processor features.

#### 6.1 Initialization overview

Before your run your application, you might want to program values into registers and memory and enable certain processor features.

This chapter describes other initialization requirements, some of which are optional depending on the features you have implemented in the Cortex®-M55 processor.

### 6.2 Initializing and reprogramming the MPU

The Cortex®-M55 processor can be configured to include the *Memory Protection Unit* (MPU), which is an optional component that is primarily used for memory region protection.

If the Security Extension is included in the Cortex®-M55 processor, memory protection logic can be split between Secure and Non-secure MPU (MPU\_S and MPU\_NS).

Memory protection logic can be split between Secure and Non-secure MPU (MPU\_S and MPU\_NS).

The MPU CTRL.ENABLE must be set to 1 to enable the MPU.

If the Security Extension is included, then MPU\_CTRL\_NS is the Non-secure version of this register, and can be used to enable the Non-secure MPU region. For more information on MPU CTRL, see the Arm®v8-M Architecture Reference Manual.



For more information on the MPU, see 9.3 Memory Protection Unit on page 153.

#### Reprogramming the MPU

When setting up the MPU, and if it has been previously programmed, disable unused regions to prevent any old settings from affecting the latest MPU setup.

- 1. Execute a DSB instruction, to drain out any existing memory transactions.
- 2. Write to the MPU registers. For a complete list, see 9.3.1 Memory Protection Unit register summary on page 154.

3. Execute a DSB instruction and then an ISB instruction, to ensure that all subsequent memory accesses see the updated MPU setup.



Additionally, if any memory is converted from Cacheable to Non-cacheable or Device, and any write has been performed to that memory, you must perform data cache clean and invalidate operations (DCIMVAC) each of these cachelines.

For more information on these operations, see the Arm®v8-M Architecture Reference Manual.

### 6.3 Initializing the EPU

The Extension Processing Unit (EPU) is disabled on reset. The core must be in privileged mode to read from and write to the CPACR.

If the Security Extension is implemented, to allow the EPU to run Non-secure code, the NSACR must be setup by Secure privileged software.

The following code sequence demonstrates this:

```
NSACR EQU 0xE000ED8C

LDR R0, =NSACR; Read NSACR

LDR r1, [R0]; Set bits 10-11 to allow Non-secure access to CP10 and CP11 coprocessors.

ORR R1, R1, #(0x3 << 10)

STR R1, [R0]; Write back the modified value to the NSACR.

DSB

ISB; Reset pipeline now the Non-secure access has been allowed to CP10 and CP11 coprocessors.
```

To enable the EPU, privileged software must setup the CPACR, which is demonstrated by the following code sequence.



If the Security Extension is implemented, the CPACR is banked between Security states, this code sequence enables the EPU for the current Security state only.

```
CPACR EQU 0xE000ED88

LDR R0, =CPACR; Read CPACR

LDR r1, [R0]; Set bits 20-23 to enable CP10 and CP11 coprocessors

ORR R1, R1, #(0xF << 20)

STR R1, [R0]; Write back the modified value to the CPACR

DSB

ISB; Reset pipeline now the EPU is enabled.
```

### 6.4 Programming the SAU

If the Security Extension is included in the processor, the Security Attribution Unit (SAU) is available.

At reset, before any SAU regions are programmed, the default internal security level is selected using the SAU\_CTRL.ALLNS register. In the Cortex®-M55 processor, this register always resets to zero, setting most of the memory (except some regions in the PPB space) to Secure, and preventing an *Implementation Defined Attribution Unit* (IDAU) from overriding the security level.

However, after reset, Secure software can allow an IDAU to specify the security level for all memory regions by disabling all the SAU regions and setting SAU CTRL.ALLNS to one.

To enable the SAU, Secure software must:

- 1. Program the regions that are required into the SAU\_RBAR and SAU\_RLAR registers. To change an SAU region, you must clean and invalidate any addresses from the previous configuration from the cache.
- 2. Set the SAU\_CTRL.ENABLE bit to 1.

For more information on these registers, see Arm®v8-M Architecture Reference Manual.

The LOCKSAU signal prevents software accesses to the SAU registers. For more information on LOCKSAU, see C.28 Miscellaneous signals on page 388.



For more information on the SAU and IDAU, see 9.2 Security Attribution Unit on page 151 and 9.4 Implementation Defined Attribution Unit on page 155

### 6.5 Initializing the instruction and data cache

On initial powerup, the instruction and data caches are in an **UNKNOWN** state. Therefore, on initial powerup, the caches must be initialized either by automatic invalidation or through software invalidation.

If you implement RAM retention without using the P-Channel, then software invalidation of caches might be required.

If a P-Channel is not used for RAM retention, you must do either of the following:

- Set INITL1RSTDIS to an appropriate value when the cache is valid on reset
- Tie INITL1RSTDIS HIGH and invalidate software.

The caches are not accessible during the automatic invalidation sequence. Executing a DSB instruction causes the processor to wait for the sequence to complete.

The CCR.DC and CCR.IC register bits are banked based on security, therefore each Security state must set these bits to enable the data and instruction cache.

For more information on the CCR register, see Arm®v8-M Architecture Reference Manual.



You can optionally implement *Error Correcting Code* (ECC) functionality on caches by setting the Ecc RTL parameter. However, the Cortex®-M55 processor does not support disabling ECC using software. Enabling and disabling ECC is done at Cold reset by the INITECCEN signal. For more information on INITECCEN, see C.4 Reset configuration signals on page 365.

For more information on instruction and data caches, see 10.9 Instruction and data cache on page 196.

#### 6.5.1 Enabling the instruction and data cache

The following code sequence demonstrates how to enable the instruction and data cache for the current Security state when running in privileged mode.

```
CCR EQU 0\times E0000ED14
LDR R0, =CCR; Read CCR
LDR r1, [R0]; Set bits 16 and 17 to enable D-cache and I-cache
ORR R1, R1, \#(0\times3 << 16)
STR R1, [R0]; Write back the modified value to the CCR
DSB
ISB; Perform DSB and ISB to guarantee change is visible to subsequent instructions
```

### 6.5.2 Powering down the caches

To powerdown the caches:

- 1. Set CCR.DC and CCR.IC to 0. CPDLPSTATE.RLPSTATE must be set to 0b11.
- 2. If the data cache contains dirty data that must be transferred to system memory, the entire cache must be cleaned with a set of Set/Way cache maintenance operations.

```
CCSIDR EQU 0xE000ED80; Current cache size ID register address
CSSELR EQU 0xE000ED84; Cache size selection register address
DCCSW EQU 0xE000EF6C; Cache maintenance op address: data cache clean by set/way;
CSSELR selects the cache visible in CCSIDR
MOV r0, #0x0; 0 = select "level 1 data cache"

LDR r11, =CSSELR;
STR r0, [r11];
DSB; Ensure write to CSSELR before proceeding
LDR r11, =CCSIDR; From CCSIDR
LDR r2, [r11]; Read data cache size information
AND r1, r2, #0x7; r1 = cache line size
ADD r7, r1, #0x4; r7 = number of words in a cache line
UBFX r4, r2, #3, #10; r4 = number of "ways"-1 of data cache
UBFX r2, r2, #13, #15; r2 = number of "set"-1 of data cache
CLZ r6, r4; calculate bit offset for "way" in DCISW
LDR r11, =DCCSW; clean cache by set/way
inv_loop1; For each "set"
```

```
MOV r1, r4; r1 = number of "ways"-1
LSLS r8, r2, r7; shift "set" value to bit 5 of r8
inv loop2; For each "way"
LSLS r3, r1, r6; shift "way" value to bit 30 in r6
ORRS r3, r3, r8; merge "way" and "set" value for DCISW
STR r3, [r11]; invalidate D-cache line
SUBS r1, r1, #0x1; decrement "way"
BGE inv_loop2; End for each "way"
SUBS r2, r2, #0x1; Decrement "set"
BGE inv_loop1; End for each "set"
DSB; Data sync barrier after invalidate cache
ISB; Instruction sync barrier after invalidate cache
```

3. Set MSCR.DCACTIVE and MSCR.ICACTIVE to 0. As a result, the processor core deasserts bit 16 of the COREPACTIVE signal, which is a hint to the external power controller that PDRAMS can be powered down.

#### 6.5.3 Powering up the caches

To powerup the caches:

- 1. Set MSCR.DCACTIVE and MSCR.ICACTIVE to 1. As a result, the processor core asserts COREPACTIVE[16], to indicate to an external power controller that PDRAMS are required to be powered up.
- 2. Set CCR.DC and CCR.IC to 1. After the external power control logic has powered up PDRAMS, the *Core Power Control* (CPC) triggers an automatic invalidation of the RAMs (if INITL1RSTDIS is 0), and after that is complete, subsequent instructions can cause allocations to and lookups in the caches.

### 6.6 Enabling the branch cache

The branch cache is disabled on reset. You must enable the branch cache to implement *Low Overhead Branch* (LOB) Extension.

The processor core must be in privileged mode to read from and write to the CCR. If the Security Extension is implemented, the CCR.LOB bit is banked so it must be enabled for each Security state that uses the LOB Extension. For more information on CCR, see the Arm®v8-M Architecture Reference Manual.

The following code sequence demonstrates how to enable the branch cache for the current Security state when running in privileged mode.

```
CCR EQU 0xE000ED14

LDR R0, =CCR; Read CCR

LDR r1, [R0]; Set bits 19 to enable LOB

ORR R1, R1, #(0x8 << 16)

STR R1, [R0]; Write back the modified value to the CCR

DSB

ISB; Reset pipeline now LOB is enabled.
```

### 6.7 Enabling and preloading the TCM

The Cortex®-M55 processor can optionally include Tightly Coupled Memories (TCMs).

#### **Enabling the TCMs**

For more information, see 10.8 TCM interfaces on page 191.

Software must set the ITCMCR.EN and DTCMCR.EN fields to enable access to the *Instruction Tightly Coupled Memory* (ITCM) and *Data Tightly Coupled Memory* (DTCM) respectively. For more information on these registers, see 5.20 ITCMCR and DTCMCR, TCM Control Registers on page 104.

Alternatively, if the INITTCMEN[1:0] signal is asserted on Cold or Warm reset, then software does not need to write to these registers. For more information on the INITTCMEN[1:0] signal, see C.4 Reset configuration signals on page 365.

#### Preloading the TCMs

The methods to preload the TCMs are:

#### Memory copy with running boot code

When boot code includes a memory copy routine that reads data from a ROM and writes it into the appropriate TCM, you must enable the TCM to perform this operation. This bootcode must be run from an address outside the TCM region.

#### **DMA into TCM**

You can use a *Direct Memory Access* (DMA) device that reads data from a ROM and writes it to the TCMs through the *Subordinate AHB* (S-AHB) interface. This method can be used to preload the TCM so they can be used by the processor from reset.

#### Using the TCM from reset

If the TCM interface is configured to enable the TCMs at reset and the reset vector address is inside the TCM memory region, then the processor boots from TCM. The system must ensure that the bootcode software is present in the appropriate memory region before execution starts. This can be accomplished by either initializing the memory before reset or by transferring the data after reset using the S-AHB interface and asserting the CPUWAIT input signal. Asserting this signal stops the processor fetching or executing instructions after reset. When the CPUWAIT signal is deasserted the processor starts fetching instructions from the reset vector address in the normal way.



Asserting CPUWAIT only takes effect when the processor is under processor reset or Cold reset, that is, nSYSRESET or nPORESET is asserted. The processor does not halt if CPUWAIT is asserted while the processor is running.

The ITCM and DTCM can be locked from software access using the external input signal, LOCKTCM. When this signal is asserted, it disables writes to registers that are associated with the TCM region from software or from a debug agent connected to the processor.

- ITCMCR.
- DTCMCR.

Asserting this signal prevents changes to the TCM configuration. All writes to the registers are ignored.



When ECC is enabled, before performing a byte, halfword, or unaligned word write to a TCM location which causes an RMW, you must initialize the location first by performing an aligned word or doubleword write to the location. Arm recommends that all TCM locations are initialized in this manner by boot code.

### 6.8 Enabling and locking the TCM security gates

TCM gating is enabled by tying the external input signal CFGMEMALIAS to a non-zero value.

The TCM Gate Unit (TGU) can be locked from software access using the external input signals LOCKITGU and LOCKDTGU. When these signals are asserted the corresponding TGU registers become read-only. This allows a TGU configuration to be programmed and then locked from further changes by software. For more information on TCM security gating, see 9.7 TCM Gate Units on page 157.

### 6.9 Enabling the P-AHB interface

Software can enable the Peripheral AHB (P-AHB) interface by writing to the PAHBCR.EN register.

For more information on PAHBCR, see 5.15 PAHBCR, P-AHB Control Register on page 93.

Alternatively, you can assert INITPAHBEN HIGH at Cold or Warm reset, to enable the P-AHB interface. If you do this, there is no need for a software write to PAHBCR.EN. For more information on INITPAHBEN, see C.4 Reset configuration signals on page 365.

The P-AHB can be locked from software access using the external input signal, LOCKPAHB. When this signal is asserted, writes to PAHBCR register from software or from a debug agent connected to the processor are disabled and the register becomes read-only. Asserting this signal prevents changes to P-AHB port enable status in PAHBCR.EN.


## 7. Power management

This chapter introduces Cortex®-M55 processor power management concepts.

### 7.1 Power domains

The Cortex®-M55 processor can be partitioned into power domains as shown in the following figure.

Figure 7-1: Cortex®-M55 processor power domains



The power domains are described in the following table.

Table 7-1: Power domain description

Power Domain	Description
PDCORE	This contains the processor core, L1 memory system, the Cross Trigger Interface (CTI), and Nested Vectored Interrupt Controller (NVIC).
PDEPU	This contains all Extension Processing Unit (EPU) logic, that is, the floating-point and M-profile Vector Extension (MVE) logic.
PDRAMS	This contains the L1 instruction cache and data cache RAMs.
PDDEBUG	This contains most of the debug logic. It includes the BreakPoint Unit (BPU), Data Watchpoint and Trace (DWT), Instrumentation Trace Macrocell (ITM), and Embedded Trace Macrocell (ETM).

- The *Internal Wakeup Controller* (IWIC) is located in a separate power domain, the IWIC power domain, that might be on when the processor core is powered down, to allow the detection of wakeup events.
- The MCU level in the processor deliverable includes an example External Wakeup Controller (EWIC). The EWIC can be placed in any point in the system that is considered to be Always-on relative to the processor domain.
- The IP deliverable that is shipped does not support any power domains at the MCU level, and the MCU level is considered to be relatively Always-on to the processor domain. You can use the delivered MCU and customize your system to include appropriate power domains depending on your implementation.
- If the processor is configured to include DCLS functionality, then the redundant core is part of the PDCORE domain



For more information on the MCU level, see the Arm® Cortex®-M55 Processor Integration and Implementation Manual. The Arm® Cortex®-M55 Processor Integration and Implementation Manual is a confidential document that is available to licensees only and Arm partners with an NDA agreement.

### 7.2 Power states

The power domains in the Cortex®-M55 processor can be in ON, OFF, or RET power states. The RET power state requires the processor logic to be implemented with state retention.

The following table shows the supported power states.

Table 7-2: Supported power states

Power state	Clocks running	Processor logic powered	Register and RAM contents retained	Reset asserted
ON	Yes/No	Yes	Yes	No
RET	No	No	Yes	No
OFF	No	No	No	Yes

The following table shows the permitted Cortex®-M55 processor power states for the power domains.

Table 7-3: Permitted power states for Cortex®-M55 processor power domains

Power state	PDCORE	PDEPU	PDDEBUG	PDRAMS
ON	Permitted	Permitted	Permitted	Permitted
RET	Permitted	Permitted	Not permitted	Permitted <sup>2</sup>
OFF	Permitted	Permitted	Permitted	Permitted

<sup>&</sup>lt;sup>2</sup> Retention in the PDRAMS domain is only supported when the processor is in the MEM\_RET (Cache), FULL\_RET (Cache), or LOGIC\_RET (Cache) power modes.

Not all power state combinations are permitted. The combination of PDCORE, PDRAMS, and PDEPU power states is called the power mode. PDDEBUG is independent of the other power domains. It can either be ON or OFF, regardless of the processor power mode.



When a power domain is in the ON power state, if the clock is not running, then the domain is considered to be in low-power state.

### 7.3 Power and operating mode transitions

The Cortex®-M55 processor power modes are based on the Arm standard modes and encodings. The power modes are extended with operating modes, which control whether the L1 instruction and data caches in the PDRAMS domain are enabled.

The Arm standard modes and encodings are defined in the Arm® Power Control System Architecture specification. The Arm® Power Control System Architecture specification is a confidential document that is only available to licensees and Arm partners with an NDA agreement.

An external power controller controls the processor power and operating mode through the P-Channel. An external clock controller controls the Q-Channel allowing system-level clock gating. The P-Channel and the clock control Q-Channel are connected to the *Core Power Control* (CPC) in the PDCORE domain. The CPC manages the internal clocking and reset of the PDCORE, PDRAMS, and PDEPU domains. It supports the clock and reset signals that are described in C.1 Clock and clock enable signals on page 362 and C.2 Reset signals on page 362, and system-level clock gating. The processor indicates the minimum required power mode according to its state and internal control registers using the COREPACTIVE signal. For more information on COREPACTIVE, see C.17 P-Channel and Q-Channel power control signals on page 381 and 7.5.1 COREPACTIVE signal encoding on page 136.

An external power controller controls the debug power mode through the debug domain power control Q-Channel. The debug domain power control Q-Channel is connected to the *Debug Power Control* (DPC) in the PDDEBUG domain. A clock control Q-Channel is also available to support high-level clock gating.


Only certain transitions between power and operating modes are allowed. Figure 7-2: Permitted power and operating modes and transitions on page 129 shows these permitted transitions. If an external power controller request is made to move between two modes which are not directly connected, then the request is denied (using COREPDENY).

Retention in the PDRAMS domain depends on the overall power and operating mode. RAM retention is selected by entering any of the following:

- MEM\_RET (Cache).
- FULL RET (Cache).
- LOGIC RET (Cache).

In other power modes, the PDRAMS state depends on the operating mode.

Figure 7-2: Permitted power and operating modes and transitions



When the COREPACTIVE signal indicates a required move between two modes which are not directly connected, the external power controller must transition through one or more intermediate modes to get to the final required power and operating mode. When only a change in PDRAMS is required even if the change involves moving through multiple power and operating modes, the processor supports this and indicates the required intermediate transitions using the COREPACTIVE signals. See 7.3.1 Operating mode transitions which change PDRAMS power state on page 131.

The following table describes the power and operating modes that are shown in Figure 7-2: Permitted power and operating modes and transitions on page 129.

Table 7-4: Power and operating mode transitions

Power and operating mode	Description
ON (Cache)	Full Run mode with Extension Processing Unit (EPU) and cache powered on.
ON (No cache)	Full Run mode with EPU on and cache powered off.

Power and operating mode	Description
FUNC_RET (Cache)	Run mode with EPU in software transparent low-power state but EPU state is retained and cache is powered on.
FUNC_RET (No cache)	Run mode with EPU in software transparent low-power state but EPU state is retained. Cache is powered off (if present), or cache is not present.
EPU_OFF (Cache)	Run mode with EPU powered off. Save and restore of EPU state is required.
EPU_OFF (No cache)	Run mode with EPU and cache, if present, powered off. Save and restore of EPU state is required.
FULL_RET (Cache)	All functional logic and cache in retention. This is software transparent powerdown.
FULL_RET (No cache)	All functional logic in retention with cache powered off (if present), or the cache is not present. This is software transparent powerdown.
LOGIC_RET (Cache)	This is partially software-transparent powerdown. EPU has been powered off.
LOGIC_RET (No cache)	This is partially software-transparent powerdown. EPU has been powered off. Cache is powered off (if present), or cache is not present.
MEM_RET (Cache)	All functional logic is powered off, RAMs in retention.
MEM_RET (No cache)	MEM_RET (No cache) is functionally identical to OFF. The power mode and associated transitions are included for compatibility with the Arm CoreLink <sup>™</sup> PCK-600 Power Control Kit PPU. The Cortex <sup>®</sup> -M55 processor never requests this state using the P-Channel COREPACTIVE output signal.
OFF	Powered off, Shutdown mode.
WARM_RST	Warm reset.

In Table 7-4: Power and operating mode transitions on page 129, the No cache operating mode implies that if your system configuration includes caches, then the cache is present, but disabled and powered OFF. The following register bits are set to appropriate values:

- MSCR.ICACTIVE and MSCR.DCACTIVE are 0.
- CPDLPSTATE.RLPSTATE is 0b11.
  - A transition from OFF to MEM\_RET is allowed. Arm recommends this as being required for full compatibility with the Arm CoreLink™ PCK-600 Power Control Kit Power Policy Unit (PPU). Transitions from MEM\_RET to OFF are not allowed. The system is responsible for maintaining power in the RAMs to ensure that processor cache content is preserved when entering MEM\_RET.



- A transition from OFF to MEM\_RET or MEM\_RET to ON does not invalidate the cache even when INITL1RSTDIS is set to 0.
- MEM\_RET (No cache) is functionally identical to OFF. The state and associated transitions are included for compatibility with current Arm CoreLink™ PCK-600 Power Control Kit Power Policy Unit (PPU). The Cortex®-M55 processor never requests this state using the P-Channel COREPACTIVE output signal.
- A request on the P-Channel to transition to the current power mode is always accepted.

#### 7.3.1 Operating mode transitions which change PDRAMS power state

The processor supports transitions between operating modes where the PDRAMS domain is enabled or disabled.

For example, if the operating mode is ON (No cache) the processor can request to enable PDRAMS. This request results in COREPACTIVE[16] being asserted, requesting a transition to ON (Cache), but the other bits on COREPACTIVE remain static. The transition between ON (Cache) and ON (No cache) is called a change of operating mode.

The CoreLink™ PCK-600 Power Control Kit *Power Policy Unit* (PPU) supports dynamic transitions between operating modes only when in the ON power mode. Therefore, when there is a request to change the operating mode (enable or disable the cache) for other active power modes like EPU\_OFF and FUNC\_RET, the processor drives COREPACTIVE to ON and the power controller transitions to ON. This allows the operating mode transition to occur. The *Core Power Control* (CPC) logic includes a secondary state-machine which transitions COREPACTIVE through the ON power mode to allow the external power controller to enable or disable PDRAMS.

For example, to transition from EPU\_OFF (No cache) to EPU\_OFF (Cache) the following steps need to take place. In this example, the processor starts in EPU\_OFF(No Cache) mode, with COREPACTIVE[6] set HIGH indicating this is the current minimum required power mode. When the cache is enabled, the following steps need to be followed for the transition to take place:

- 1. The CPC drives COREPACTIVE[8] and COREPACTIVE[16] HIGH.
- 2. The external power controller responds with COREPREQ and COREPSTATE = ON (No cache). COREPACTIVE[16] is ignored because an operating mode transition cannot occur unless the power mode is ON.
- 3. The processor transitions the power mode from EPU\_OFF (No cache) to ON (No cache).
- 4. The CPC continues to drive COREPACTIVE[8] and COREPACTIVE[16] HIGH.
- 5. The external power controller responds with COREPREQ and COREPSTATE = ON (Cache), requesting a change in operating mode in the ON power mode.
- 6. The processor transitions the power mode from ON (No cache) to ON (Cache).
- 7. The CPC deasserts COREPACTIVE[8], meaning COREPACTIVE[6] is now both the highest COREPACTIVE bit set indicating EPU\_OFF (Cache) as the minimum required power mode and the minimum required power mode.
- 8. The external power controller responds with COREPREQ and COREPSTATE = EPU\_OFF (Cache).
- 9. The processor transitions the power mode from ON (Cache) to EPU\_OFF (Cache) and continues to assert COREPACTIVE[6] and COREPACTIVE[16] HIGH.



For more information on the COREPACTIVE output signal encoding, see 7.5.1 COREPACTIVE signal encoding on page 136.

### 7.4 Core P-Channel and power mode selection

The power modes are based on the power state of the PDCORE, PDEPU, and PDRAMS domains.

The requested power mode is defined according to the lowest achievable mode based on the processor logic state, external conditions, and the corresponding CPDLPSTATE register fields. The resulting power mode is driven on the P-Channel COREPACTIVE output signal.



For more information on COREPACTIVE signal encoding, see 7.5.1 COREPACTIVE signal encoding on page 136.

The following table shows the resultant overall power mode that is based on the requests from each individual processor power domain.

Table 7-5: Requested domain power states and resultant power and operating mode

Requested domain power states			Resultant power and operating mode	
PDCORE	PDEPU	PDRAMS		
ON	ON	ON	ON (Cache)	
ON	ON	OFF	ON (No cache)	
ON	RET	ON	FUNC_RET (Cache)	
ON	RET	OFF	FUNC_RET (No cache)	
ON	OFF	ON	EPU_OFF (Cache)	
ON	OFF	OFF	EPU_OFF (No cache)	
RET	RET/ON	ON	FULL_RET (Cache)	
RET	RET/ON	OFF	FULL_RET (No cache)	
RET	OFF	ON	LOGIC_RET (Cache)	
RET	OFF	OFF	LOGIC_RET (No cache)	
OFF	ON	ON	ON (Cache)	
OFF	ON	OFF	ON (No cache)	
OFF	RET	ON	FULL_RET (Cache)	
OFF	RET	OFF	FULL_RET (No cache)	
OFF	OFF	ON	MEM_RET (Cache)	
OFF	OFF	OFF	OFF	
-	-	-	WARM_RST	

Some combinations of power domain states do not map directly onto a power mode:

- Requesting ON for PDEPU when PDCORE is RET always results in a power mode with the EPU in retention.
- If PDEPU is required to be ON or RET, the selected power mode always retains EPU state.

 The lowest possible power mode is selected which matches the requested PDRAMS power state.

At Cold reset, the internal power mode is OFF and the P-Channel COREPACTIVE signal is also driven OFF. Before fetching the reset vector or starting to execute instructions, the processor waits for the system to request or initialize an operational state for the PDCORE domain.

The following power modes are supported on the P-Channel for device state initialization at reset deassertion:

- OFF.
- MEM RET.
- EPU OFF.
- ON.

A period  $t_{\text{init}}$  is defined in device clock cycles after which the device is guaranteed to have sampled the P-Channel COREPSTATE input signal for all possible valid reset states. For the Cortex®-M55 processor,  $t_{\text{init}}$  is three cycles of CLKIN.

#### 7.4.1 P-Channel interface tie-off when P-Channel is not used

When the P-Channel is not used in the system, there are some tie-off requirements that must be met.

The following table shows the P-Channel interface tie-off when P-Channel interface is not used.

Table 7-6: P-Channel interface tie-off when P-Channel interface is not used

P-Channel signal	Tie-off values when P-Channel interface is not used
COREPSTATE	The value can be any of the following:
	0b11000, indicating the power and operating mode is ON (Cache)
	0b10110, indicating the power and operating mode is EPU_OFF (Cache)
	0b01000, indicating the power and operating mode is ON (No cache)
	0b00110, indicating the power and operating mode is EPU_OFF (No cache)
COREPREQ	060

If the P-Channel is not used in the system and the interface input signals are tied-off, the processor transitions to ON or EPU\_OFF power mode out of Cold reset and starts executing instructions.



COREPSTATE must be configured only to ON (No Cache) or EPU\_OFF (No cache) if the instruction and data caches have not been configured in the processor.

The parameters <code>icachesz[4:0]</code> and <code>pcachesz[4:0]</code> must be set to <code>0b00000</code>.

Otherwise, processor behavior is **UNPREDICTABLE**.

For more information on these parameters, see Arm® Cortex®-M55 Processor Integration and Implementation Manual.

The Arm® Cortex®-M55 Processor Integration and Implementation Manual is a confidential document available to licensees only and Arm partners with an NDA agreement.

### 7.5 COREPACTIVE and required power mode

The Core Power Control (CPC) unit in the PDCORE power domain determines the required minimum power mode and drives this mode on the P-Channel COREPACTIVE output signal.



For more information on the COREPACTIVE output signal encoding, see 7.5.1 COREPACTIVE signal encoding on page 136.

The required power mode is a combination of the processor state and the CPDLPSTATE register. This combination allows software to select the required low-power state for each power domain.

For more information on the CPDLPSTATE register, see 5.17.1 CPDLPSTATE, Core Power Domain Low Power State Register on page 96.

The CPDLPSTATE register controls the three types of low-power state. The low-power states are:

- OFF
- RFT
- ON with the clock off



If present, external coprocessors are included in the requirements for moving the PDCORE domain to low-power state.

The CPDLPSTATE register can be used to select low power states based only on stopping the clock input to the PDCORE domain, CLKIN. The Q-Channel that is associated with CLKIN drives the CLKINQACTIVE signal LOW providing a hint to the system that the CLKIN Q-Channel might accept a quiescence request, therefore, allowing the clock to be gated if:

- All the low-power requirements for the PDCORE and PDEPU domains are true apart from the value of CPDLPSTATE.
- The CPDLPSTATE fields CLPSTATE and ELPSTATE are not 0b00.

The individual required power states are translated to one of the overall power modes that are given in Table 7-5: Requested domain power states and resultant power and operating mode on page 132 and used to drive the COREPACTIVE signal. The following table describes the COREPACTIVE and COREPSTATE bits encoding.

Table 7-7: COREPSTATE and COREPACTIVE bits encodings

Processor power mode	Standard power mode	COREPSTATE[4] (With cache)	COREPSTATE[3:0]	COREPACTIVE[16] (With cache)	COREPACTIVE[8:0] most significant set bit
WARM_RST	WARM_RST	-	0b1001	-	-
ON (Cache)	ON	1	0b1000	1	Bit 8 = 1
ON (No cache)	ON	0	0b1000	0	Bit 8 = 1
FUNC_RET (Cache)	FUNC_RET	1	0b0111	1	Bit 7 = 1
FUNC_RET (No cache)	FUNC_RET	0	0b0111	0	Bit 7 = 1
EPU_OFF (Cache)	MEM_OFF	1	0b0110	1	Bit 6 = 1
EPU_OFF (No cache)	MEM_OFF	0	0b0110	0	Bit 6 = 1
FULL_RET (Cache)	FULL_RET	1	0b0101	1	Bit 5 = 1
FULL_RET (No cache)	FULL_RET	0	0b0101	0	Bit 5 = 1
LOGIC_RET (Cache)	LOGIC_RET	1	0b0100	1	Bit 4 = 1
LOGIC_RET (No cache)	LOGIC_RET	0	0b0100	0	Bit 4 = 1
MEM_RET (Cache)	MEM_RET	1	0b0010	1	Bit 2 = 1
OFF	OFF	-	0b0000	COREPACTIVE is drive	en to 0.

- COREPACTIVE[16] indicates the minimum required cache state. If the cache operating mode is required, COREPACTIVE[16] is HIGH.
- COREPACTIVE bits 0, 1, 3, 9-15, and 17-20 are not used. They are always tied LOW.



- COREPSTATE values not listed in Table 7-7: COREPSTATE and COREPACTIVE bits encodings on page 135 are invalid. If a system attempts to transition to one of these encodings, the P-Channel responds with COREPDENY.
- For more information on WARM\_RST, see 7.9 Warm reset power mode on page 138.
- Power modes WARM\_RST and OFF are independent from COREPSTATE[4]. The processor behaves identically whether this bit is 1 or 0.
- The processor uses a different name for the MEM\_OFF encoding in the Arm® Power Policy Unit Architecture Specification because the corresponding power

mode affects the EPU rather than memory, but maintains compatibility with the PPU power mode.

### 7.5.1 COREPACTIVE signal encoding

The following table shows the COREPACTIVE signal encoding.

#### Table 7-8: COREPACTIVE signal encoding

Signal bit	Encoding
[20:17]	Unused
[16]	Indicates requirement for cache ON state
[15:9]	Unused
[8]	ON
[7]	FUNC_RET
[6]	EPU_OFF
[5]	FULL_RET
[4]	LOGIC_RET
[3]	Unused
[2]	MEM_RET
[1]	Unused
[0]	OFF Note: Indicates that no bits are set.

### 7.6 PDCORE low-power requirements

The following conditions must be true to request a PDCORE low-power state on the COREPACTIVE signal using the P-Channel:

- The processor is in sleep mode.
- SCR.SLEEPDEEP is set.
- WICCONTROL[0] is asserted so that SLEEPDEEP means Wakeup Interrupt Controller (WIC) sleep.
- If External Wakeup Interrupt Controller (EWIC) is configured, any automatic WIC loading must be completed.
- The Subordinate AHB (S-AHB) interface is inactive.
- The Debug AHB (D-AHB) interface is inactive.
- The processor core is not halted.
- CPDLPSTATE.CLPSTATE is not equal to 0b00.

- No MBIST operation is in progress.
- The CTI is not included or disabled, or if the CTI is included and enabled, there is no valid mapping that is set up for an external cross trigger to be passed onto the processor and CTI integration mode is not enabled in CTI ITCONTROL.

When the PDCORE low-power requirements are met, CPDLPSTATE.CLPSTATE selects the low-power state.

- If the Security Extension is included in the processor:
  - The input signal, CPSPRESENT[n] indicates that coprocessor n is included
  - CPACR\_S.CPn and CPACR\_NS.CPn indicate that coprocessor n is enabled and needs power.

If the Security Extension is not included in the processor:

- $\circ$   $\;$  The input signal, CPNSPRESENT[n] indicates that coprocessor n is included
- CPACR NS.CPn indicates that coprocessor n is enabled and needs power.



For more information on CPACR, see the Arm®v8-M Architecture Reference Manual.

- If a coprocessor CPn that is included in the system is indicating that the state cannot be lost (CPSPRESENT[n]&&CPPWR.SUn=0b0), then a request to powerdown in CPDLPSTATE.CLPSTATE is converted to RET to preserve the coprocessor state. For more information on CPPWR, see the Arm®v8-M Architecture Reference Manual.
- To request a PDCORE low-power state using clock gating only, CPDLPSTATE.CLPSTATE must be 0b01.

### 7.7 PDEPU low-power requirements

The following conditions must be true to request a PDEPU low-power state on the COREPACTIVE signal using the P-Channel:

- The processor core is not halted.
- There are no scalar floating-point or *M-profile Vector Extension* (MVE) instructions in progress.
- CPDLPSTATE.ELPSTATE is not equal to 0b00.

When the PDEPU low-power requirements are met, CPDLPSTATE.ELPSTATE selects the low-power state.

Depending on the system, the use of FUNC\_RET as a transparent Power down mode might result in excessive switching of the EPU between retention state and on state driven by the execution of floating point or MVE instructions in the processor pipeline. The automatic power switching sequences can take a significant number of cycles and cause delays in execution

Power management

reducing performance. This operating mode should only be used if the system provides appropriate hysteresis so that power mode transitions are minimised during regular operation.

An alternative approach is to set CPDLPSTATE.ELPSTATE to 0b11 (OFF). If EPU state must be retained, specified by CPPWR.SU10 set to 0b0, then when no MVE or floating-point instructions are executing the EPU will enter an appropriate low-power state determined by the low-power state required for PDCORE:

- If PDCORE enters a low-power state that is, sleep using WFI or WFE then the EPU enters retention
- If PDCORE does not enter a low-power state, the EPU remains ON but the internal clocks are gated to minimise dynamic power.



- If CPPWR.SU10 is 0b0 and PDCORE is in a low-power state, then selecting OFF in CPDLPSTATE.ELPSTATE results in RET state being selected to prevent the state from becoming **UNKNOWN**.
- If CPPWR.SU10 is 0b0 and PDCORE is not in a low-power state, then selecting OFF in CPDLPSTATE.ELPSTATE results in ON (Clock Off) state being selected to prevent the state from becoming **UNKNOWN**. For more information on CPPWR, see the Arm®v8-M Architecture Reference Manual.

### 7.8 PDRAMS powerdown requirements

The following conditions must be true to powerdown PDRAMS:

- MSCR.DCACTIVE is equal to 0b0. This field is ignored for transparent retention of the RAMs.
- MSCR.ICACTIVE is equal to 0b0. This field is ignored for transparent retention of the RAMs.
- CPDLPSTATE.RLPSTATE is equal to 0b11.
- No cache maintenance operation is in progress.
- Automatic cache invalidation is not active.
- No MBIST operation is in progress to the instruction cache or data cache.

The low-power state is selected using CPDLPSTATE.RLPSTATE.

### 7.9 Warm reset power mode

The WARM\_RST power mode is used when external control logic requires the processor to be put in a safe state for Warm reset.

Asserting Warm reset (nSYSRESET) is allowed when PDCORE is in power mode OFF or MEM\_RET. Applying the reset in any other mode (except for WARM\_RST mode) will have an **UNPREDICTABLE** effect.

Power management

Asserting nSYSRESET when PDCORE is in an active state and not in WARM\_RST state might result in system deadlock.

#### **Entering WARM\_RST**

WARM\_RST can only be entered when the PDCORE and PDEPU domains are powered on, corresponding to the ON power mode. Requesting WARM\_RST from any other power mode results in COREPDENY being asserted.

The processor asserts COREPACCEPT when PDCORE is transitioning to a quiescent state, and is held asserted until core quiescence is achieved. Therefore, it is only safe to assert nSYSRESET after the P-Channel transition to WARM RST is completed.

This core quiescence requires that there are no outstanding transactions on the *Manager-AXI* (M-AXI), *Peripheral AHB* (P-AHB), External Private Peripheral Bus (EPPB), *Debug AHB* (D-AHB) and *Subordinate AHB* (S-AHB) interfaces. If a request is made on the S-AHB interface while the processor is in WARM\_RST power mode it is ignored. Therefore, the system is responsible for ensuring that no accesses are made on the S-AHB subordinate interface until the processor leaves WARM RST whether or not reset is asserted in the power mode.

If a debug access is made on D-AHB while in WARM\_RST it is captured on the subordinate interface and pended until the power mode is switched back out of WARM\_RST, at which point the access is made to the processor. If the D-AHB access is to state which has been reset while in WARM\_RST then the result could be **UNPREDICTABLE**.

The processor ensures that all the outputs of the PDCORE domain are set to their reset values. Therefore, when nSYSRESET is asserted these values do not change, which helps to prevent reset domain crossing issues.

In particular, the AIRCR.SYSRESETREQ is cleared on entry to WARM\_RST, so that the SYSRESETREQ output signal is driven to 0 matching the reset condition.

Warm reset can always be applied safely when the processor is in a low-power sleep state with all power domains powered-on and no requests are active on the S-AHB or D-AHB interfaces.

If your system has a P-Channel interface for power control, then it is only safe to assert nSYSRESET when the processor is in any of the following modes:

- WARM\_RST, which is advantageous because it does not require software support
- OFF
- MEM\_RET

If your system does not use a P-Channel interface for power control, then Arm recommends that you assert nSYSRESET when the processor core is in sleep mode, all the power domains are powered up, and there are no S-AHB or D-AHB requests.

The Warm reset request does not require that any of the power domains change power state. The combination of power states remains unchanged from when the processor entered the WARM RST power mode.

#### Exiting WARM\_RST

The processor can exit WARM\_RST mode, whether or not nSYSRESET has been asserted to reset the PDCORE power domain. If no reset has occurred program execution continues from where it was before WARM\_RST was requested.

The processor asserts COREPACCEPT for any request to transition from WARM\_RST to the ON and FUNC\_RET power modes. Requests to transition from WARM\_RST to any other power mode results in COREPDENY being asserted.

The WARM\_RST request does not require that any of the power domains change power state. The combination of power states when in the WARM\_RST power mode will be the same as before it entered that power mode. The COREPACTIVE output signal will remain the same value as it was before COREPACCEPT was asserted for COREPSTATE indicating WARM\_RST entry.



The Cortex®-M55 processor has internal logic that deals with any metastability caused by either of the following asynchronous resets:

- Asserting nSYSRESET while the processor core is in the WARM\_RST, OFF, or MEM\_RET power modes.
- Resetting any power domain because of entry to a power state that is controlled by the P-Channel or Q-Channel.

### 7.10 Debug Q-Channel and PDDEBUG power domain

A Q-Channel interface controls the PDDEBUG power domain.

The PDDEBUG power domain logic drives the PWRDBGQACTIVE signal HIGH to indicate that the domain is active if any of the following conditions are met:

- Trace is enabled, DEMCR.TRCENA=1.
- If configured, the Embedded Trace Macrocell (ETM) is enabled, TRCPDCR.PU=1.
- There is outstanding trace data in the ETM, Instrumentation Trace Macrocell (ITM), or Data Watchpoint and Trace (DWT).
- There is an outstanding access to any of the registers in PDDEBUG from software or from a debug request on *Debug AHB* (D-AHB).
- The BreakPoint Unit (BPU) is enabled, FP CTRL.ENABLE=1.
- DPDLPSTATE.DLPSTATE is 0b00 or 0b01.



- Setting DPDLPSTATE.DLPSTATE to 0b01 indicates that DBGCLK can be gated when the domain is idle. This results in the DBGCLKQACTIVE signal being set LOW when the PDDEBUG domain is idle.
- For more information on the DPDLPSTATE register, see 5.17.2 DPDLPSTATE, Debug Power Domain Low Power State Register on page 97.

- For more information on TRCPDCR, see Arm® CoreSight™ ETM-M55 Technical Reference Manual.
- For more information on the FP\_CTRL and DEMCR, see the Arm®v8-M Architecture Reference Manual.
- For more information on the Q-Channel interface and its signals, see the AMBA® Low Power Interface Specification.

### 7.11 Q-Channel clock control

To optimize power usage, the Cortex®-M55 processor includes Q-Channel interfaces which allow the system to gate the clocks that are associated with the PDCORE and PDDEBUG power domains at a high level in the clock tree.

The PDCORE clock signal, CLKIN, is controlled using:

- CLKINQREQn.
- CLKINQACCEPTn.
- CLKINQDENY.
- CLKINQACTIVE.

The PDDEBUG clock signal, DBGCLK, is controlled using:

- DBGCLKQREQn.
- DBGCLKQACCEPTn.
- DBGCLKQDENY.
- DBGCLKQACTIVE.

The following rules apply for PDCORE and PDDEBUG clock signals:

- If both CLKIN and DBGCLK are running, they must be fully synchronous to each other.
- CLKINQACTIVE is asserted when PDCORE requires a clock.
- DBGCLKQACTIVE is asserted when PDDEBUG requires a clock.
- CLKIN can only be gated when its clock control Q-Channel is in the Q\_STOPPED state or when the PDCORE P-Channel is in LOGIC\_RET, FULL\_RET, MEM\_RET, or OFF.
- DBGCLK can only be gated when its clock control Q-Channel is in Q\_STOPPED state or when the PDDEBUG power control Q-Channel is in Q\_STOPPED.

#### Power management

### 7.12 PWRDBGWAKEQACTIVE

The PDCORE domain asserts the PWRDBGWAKEQACTIVE output signal for the following cases.

- When there is an access to a register located in the PDDEBUG domain, either from software running on the processor or from a request on the *Debug AHB* (D-AHB) interface.
- When there is a request to any External Private Peripheral Bus (EPPB) address which is not a part of the External Wakeup Interrupt Controller (EWIC) address space starting from 0xE0047000.

This signal must be routed to the external power controller and used to power up the PDDEBUG domain. The processor uses an internal signal to determine when the debug domain is active and when it is safe to perform the access. The PWRDBGWAKEQACTIVE signal can be OR gated with the PWRDBGQACTIVE signal to indicate to the external power controller that the PDDEBUG domain must be activated.

## 8. Memory model

This chapter describes the Cortex®-M55 processor memory model.

### 8.1 Memory map

The default memory map for the Cortex $^{\otimes}$ -M55 processor covers the range  $0 \times 00000000-0 \times FFFFFFFF$ .

Table 8-1: Default memory map

Address Range (inclusive)	Region	Interface
0x00000000-0x1FFFFFFF	Code	All accesses are performed on the <i>Instruction Tightly Coupled Memory</i> (ITCM) or <i>Manager-AXI</i> (M-AXI) interface.
0x20000000-0x3FFFFFFF	SRAM	All accesses are performed on the <i>Data Tightly Coupled Memory</i> (DTCM) or M-AXI interface.
0x40000000-0x5FFFFFFF	Peripheral	Data accesses are performed on <i>Peripheral AHB</i> (P-AHB) or M-AXI interface.
		Instruction accesses are performed on M-AXI.
0x60000000-0x9FFFFFFF	External RAM	All accesses are performed on the M-AXI interface.
0xA0000000-0xDFFFFFFF	External device	All accesses are performed on the M-AXI interface.
0xE0000000-0xE00FFFFF	PPB	Instruction fetches are not supported.
		Reserved for system control and debug.
		Data accesses are either performed internally or on External Private Peripheral Bus (EPPB).
0xE0100000-0xFFFFFFFF	Vendor_SYS	Instruction fetches are not supported.
		0xE0100000-0xEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
		Data accesses are performed on P-AHB interface.

#### Security states for memory requests

The AMBA® interfaces on the Cortex®-M55 processor include support for indicating the security level of a memory request for the following interfaces:

Table 8-2: Security signals used in Cortex®-M55 memory interfaces

Interface	AMBA® standard	Security signals
M-AXI	AMBA® 5 AXI	ARPROT[1], AWPROT[1].
P-AHB	AMBA® 5 AHB	HNONSECP
EPPB	AMBA® 4 APB	PPROT[1]

When the Security Extension is included, the security attribute of a memory request depends on the Security state of the processor and the regions defined in the internal Secure Attribution Unit (SAU) or an external Implementation Defined Attribution Unit (IDAU). However, in some areas of the memory map, the security level of data accesses are determined only by the Security state.

If the Security Extension is not included, all memory is treated as Non-secure.

See the Arm®v8-M Architecture Reference Manual for more information about the memory model.

The TCM interfaces do not include signals indicating the security level of a transaction. Instead, the processor includes an internal security gate to support programmable regions, which conform to the *Trusted Base System Architecture* (TBSA) for Arm®v8-M. This security gating mechanism is described in 9.8 TCM and P-AHB security access control on page 158.

#### **Bit-banding**

This feature is not supported on the Cortex®-M55 processor unless your system includes additional hardware to perform the appropriate mapping. If bit-banding support is required, Arm recommends that peripherals are memory mapped to alias their bits to byte, halfword, or words.

### 8.2 Memory types

Each address in the memory map has a memory type which is determined by the default memory map or the *Memory Protection Unit* (MPU).

The memory types are:

#### Normal memory

By default, half of the memory space is classified as Normal memory. Normal memory has many attributes, including Cacheability (Non-cacheable, Write-Through Cacheable, Write-Back Cacheable) and Shareability (Inner Shareability and outer Shareability), that impacts how data can be used in the system. Unaligned accesses to this memory type are allowed. However, under software control, the processor can fault on Unaligned accesses to Normal memory.

#### Device memory

Device memory is not *idempotent* and it is generally used by peripherals.

Architecturally, memory locations that are idempotent have the following properties:

- Read accesses can be repeated with no side-effects.
- Repeated read accesses return the last value that is written to the resource being read.
- Read accesses can fetch additional memory locations with no side-effects.
- Write accesses can be repeated with no side-effects, if the contents of the location that is accessed are unchanged between the repeated writes or as the result of an exception.
- Unaligned accesses can be supported.
- Accesses can be merged before accessing the target memory system.

For more information, see the Arm®v8-M Architecture Reference Manual.

There are restrictions on how Device memory can be ordered, merged, or speculated. These restrictions subdivide Device memory into the following subtypes.

#### Gathering, G and nG

Gathering, G, is the capability to gather and merge requests together into a single transaction. nG represents the non-Gathering attribute.

#### Reordering, R and nR

Reordering, R, is the capability to reorder transactions. nR represents the non-Reordering attribute.

#### Early Write Acknowledgment, E and nE

Early Write Acknowledgment, E, is the capability to accept early acknowledgment of transactions from the interconnect. nE represents the non-Early Write Acknowledgement attribute, indicating that buffering is not permitted. For the Cortex®-M55 processor, nE Device transactions are buffered inside the processor itself. This attribute is then passed to the external interface to ensure that the response is received appropriately.

The Cortex®-M55 processor treats the different types of Device memory identically. However, for MVE instructions, regardless of the Gathering attribute, multiple requests might be merged into one transaction. For Device memory:

- Data accesses are coherent for all system observers.
- All accesses must be aligned to the data type specified in the instruction. Unaligned accesses generate an Alignment fault.

#### Remapping

The default memory map defines the Peripheral, External device, *Private Peripheral Bus* (PPB), and Vendor SYS regions as Device and the rest of the memory regions as Normal.

- Normal memory can be changed to Device.
- Device memory can be changed to Normal except for the following cases.
  - The PPB region is always Device-nGnRnE.
  - The Vendor SYS region is Device-nGnRE and can be changed to Device-nGnRnE.
  - Mapping the Vendor\_SYS region from Device to Normal results in **UNPREDICTABLE** behavior.

For more information on memory types and their attributes, see the Arm®v8-M Architecture Reference Manual.

# 8.3 Private Peripheral Bus

The *Private Peripheral Bus* (PPB) memory region provides access to internal and external processor resources.

The following table shows the regions in the memory map where attributes are determined only by the Security state of the processor and cannot be controlled using the SAU or IDAU.

These regions are all associated with either *System Control Space* (SCS) or debug and trace components.



All regions or peripherals listed in the following table contain CoreSight ID registers which are listed in the processor ROM table when the processor is configured to include the region or peripheral.

Table 8-3: IPPB memory region accesses

Address Range (inclusive)	Region or peripheral			
0xE0000000 - 0xE0000FFF	Instrumentation Trace Macrocell (ITM), if configured to be included			
0xE0001000 - 0xE0001FFF	Data Watchpoint and Trace (DWT), if configured to be included			
0xE0002000 - 0xE0002FFF	BreakPoint Unit (BPU), if configured to be included			
0xE0003000 - 0xE0003FFF	Performance Monitoring Unit (PMU), if configured to be included			
0xE0004000 - 0xE0004FFF	Reserved			
0xE0005000 - 0xE0005FFF	Reliability, Availability, and Serviceability (RAS) registers			
0xE0006000 - 0xE000DFFF	Reserved			
0xE000E000 - 0xE000EFFF	SCS			
0xE000F000 - 0xE001DFFF	Reserved			
0xE001E000 - 0xE001FFFF	IMPLEMENTATION DEFINED registers Note: The Security state of the processor controls these registers.			
0xE0020000 - 0xE002DFFF	Reserved			
0xE002E000 - 0xE002EFFF	SCS Non-secure alias			
0xE003E000 - 0xE003FFFF	IMPLEMENTATION DEFINED registers Non-secure alias Note: The Security state of the processor controls these registers.			

#### Table 8-4: EPPB memory region accesses

Address Range (inclusive)	Region or peripheral
0xE0040000 - 0xE0040FFF	Trace Port Interface Unit (TPIU)
0xE0041000 - 0xE0041FFF	Embedded Trace Macrocell (ETM), if configured to be included
0xE0042000 - 0xE0042FFF	Cross Trigger Interface (CTI), if configured to be included
0xE0043000 - 0xE0044FFF	Reserved
0xE0045000 - 0xE0045FFF	Embedded Trace Buffer (ETB), if configured to be included

Address Range (inclusive)	Region or peripheral				
0xE0046000 - 0xE0046FFF	Programmable MBIST Controller (PMC-100)				
	Note:  The PMC-100 contains CoreSight™ ID registers which are listed in the processor ROM table when the processor is configured to include the PMC-100. If the processor is configured with the Security Extension, the PMC-100 can only be programmed by software running in the Secure privileged state, or by the debuggger when Secure debug is enabled in the system. The PMC-100 cannot be accessed in Non-secure state.				
0xE0047000 - 0xE0047FFF	External Wakeup Interrupt Controller (EWIC), if configured to be included				
0xE0048000 - 0xE0048FFF	Software Built-In Self Test (SBIST) controller				
0xE0049000 - 0xE00FEFFF	External Private Peripheral Bus (EPPB) APB interface  Note: Peripherals in the EPPB region can apply security checks by using the PPROT[1] signal to determine if the access was made from Secure or Non-secure state and respond with PSLVERR HIGH if the access is not allowed.				
MCU level CoreSight <sup>™</sup> ROM table base address- (MCU level CoreSight <sup>™</sup> ROM table base address +0xFFF)	System-level ROM table  Note:  The base address of the system-level ROM table is implementation-dependent.				
0xE00FF000 - 0xE00FFFFF	Processor ROM table				

# 8.4 Unaligned accesses

The Cortex®-M55 processor has different levels of support for loads and stores to unaligned addresses. Unaligned accesses are less efficient than using aligned memory locations, because the processor must perform a series of transactions to construct the necessary result.

#### Non-MVE accesses

For non-MVE accesses the following terminology applies:

#### Access size

The size of the data specified by an instruction.

#### **Unaligned access**

An access is unaligned if the access size is not aligned with address of the access.

## Table 8-5: Unaligned non-MVE accesses

Behavior and performance	Non-MVE accesses			
Cortex®-M55 processor faulting behavior	Unaligned non-MVE accesses fault in the following scenarios:			
Deliavioi	When the access is to the External Private Peripheral Bus (EPPB) region.			
	When the access is to a memory region marked as Device.			
	When the Unaligned trap is enabled (CCR.UNALIGN_TRP=1). For more information on the CCR register, see the Arm®v8-M Architecture Reference Manual.			
	When the access instruction is an LDM or STM.			
Performance implications	Unaligned non-MVE accesses might be result in multiple smaller transfers. Therefore, there is a potential performance impact.			

## **MVE** accesses

For MVE accesses the following terminology applies:

#### Element size

The size of the data specified by an instruction.

#### **Unaligned access**

An access is unaligned if the element size is not aligned with the address of the access.

#### Table 8-6: Unaligned MVE accesses

Behavior and performance	MVE accesses
Cortex®-M55 processor faulting behavior	Unaligned MVE accesses always raise a UsageFault exception.
1	If an MVE transaction is not aligned to 32 bits but is still considered to be an aligned MVE transaction, then there is a performance impact because MVE instructions always transfer 128 bits of data as multiple 32 bits data transactions.

### VLDRB, VLDRH, VLDRW examples

To illustrate unalignment in MVE accesses, consider the following Vector Load Register instruction examples:

#### Table 8-7: VLDRB, VLDRH, VLDRW examples

Syntax	Alignment and faulting behavior	Performance implications?	
VLDRH.S16 Q0, [R1, #0]	Aligned access	No	
VLDRB.S8 Q0, [R0, #1]	Aligned access	Yes	
VLDRW.S32 Q0, [R2, #1]	Unaligned access, UsageFault occurs	-	



In the preceding examples, the base register values for R1, R0, and R2 are aligned to the data type.

# 8.5 Access privilege level for Device and Normal memory

The AMBA® 5 AXI, AMBA® 5 AHB, and AMBA® 4 APB protocols include signals that allow the privilege level of an access to be reported to the system.

The Cortex®-M55 processor supports these signals across the *Manager AXI* (M-AXI), *Peripheral AHB* (P-AHB), and *External Private Peripheral Bus* (EPPB) interfaces for Device memory. It also supports privilege reporting for Normal memory on P-AHB. However, accesses to Normal memory on M-AXI can be buffered and cached so memory read and write requests and instruction fetches from both privileged and unprivileged software can be merged. For these transactions, the AXI signals ARPROT[0] and AWPROT[0] are always 1 indicating a privileged access. Access permission to a region of memory can always be restricted to software running in privileged mode by using the *Memory Protection Unit* (MPU).

The Instruction Tightly Coupled Memory (ITCM) and Data Tightly Coupled Memory (DTCM) interfaces provide signals ITCMPRIV, D0TCMPRIV, D1TCMPRIV, D2TCMPRIV, and D3TCMPRIV to indicate the privilege of all memory accesses.

For more information on these signals, see the C.7 Instruction Tightly Coupled Memory interface signals on page 367 and C.8 Data Tightly Coupled Memory interface signals on page 369.

# 8.6 Memory ordering and barriers

Transactions that are performed on different interfaces can be reordered relative to one another, even if one or more of them is to Device memory.

In this context, the *Internal Private Peripheral Bus* (IPPB) region must be considered as a distinct interface. Therefore, *Private Peripheral Bus* (PPB) accesses can be reordered relative to Device accesses performed on the *Peripheral AHB* (P-AHB) or *Manager AXI* (M-AXI).

This is consistent with the architectural memory ordering requirements as defined in the Arm®v8-M Architecture Reference Manual based on the assumption that the same peripheral is never mapped onto multiple interfaces.

If stricter ordering is required between two transactions to different interfaces, a DMB or DSB instruction must be inserted between them. For transactions to the same interface, two transactions to Device memory are always performed in program order.

TCMs are always implicitly Normal memory and any attempt to enforce stricter requirements by changing *Memory Protection Unit* (MPU) attributes are ignored.

The Arm®v8.1-M architecture includes the load-acquire and store-release instructions. These can be used to implement hardware-level support for the C++11 standard library atomic operations.

ISB instructions are required to guarantee the effect of instructions during context changes because the processor can prefetch several instructions before they are executed.

# 8.7 Execute Only Memory

The Cortex®-M55 processor supports system level use of eXecute Only Memory (XOM) on the Manager AXI (M-AXI) and Tightly Coupled Memory (TCM) interfaces. The system integrator is responsible for adding relevant system design logic to support use of XOM.

In an XOM configuration, memory that is designated as execute-only cannot be read directly or indirectly by software running on the processor, or by the debugger. XOM operation requires that software is compiled so that literals are constructed through instruction fetches rather than explicit loads from memory. For example, using the MOVT and MOVW instructions.

XOM on the TCM interfaces is supported by the xTCMMASTER output signal which is set to 0b0000 for instruction fetches from software running on the processor. Any access to an XOM region which is not recognized as an instruction fetch can be aborted by asserting the xTCMERR signal. XOM regions protected in this way can never be accessed by *Subordinate AHB* (S-AHB) as a read on the subordinate interface will always result in a TCM access with xTCMMASTER set to 0b0011.

XOM on the AXI interface requires that instruction fetches can be identified on the AXI interface. This can be done by checking the AXI read ID, ARPROT[2] which is only asserted for instruction fetch requests. The processor supports direct access to the cache RAM, therefore, access to the L1 instruction cache must also be restricted. This can be achieved by asserting the external input signal LOCKDCAIC.

If the PMC-100 is included in the processor configuration, M-AXI is not suitable for XOM integration because the internal cache RAMs can always be accessed by on-line *Memory Built-In Self Test* (MBIST). For more information on XOM, see *Arm®v8-M Architecture Reference Manual*.

# 9. Memory Authentication

This chapter describes the *Memory Authentication Unit* (MAU) responsible for controlling access to memory.

## 9.1 MAU features

The Memory Authentication Unit (MAU) receives requests from units that perform memory accesses, and the MAU returns responses to these units. These responses are a combination of all the responses from the Memory Protection Unit (MPU), Security Attribution Unit (SAU), Implementation Defined Attribution Unit (IDAU), and TCM Gate Unit (TGU). The MAU contains the following units or interfaces to units.

- MPU. For more information, see the 9.3 Memory Protection Unit on page 153.
- TGU. For more information, see the 9.7 TCM Gate Units on page 157.
- SAU. For more information, see the 9.2 Security Attribution Unit on page 151.
- Interface to the IDAU. For more information, see the 9.4 Implementation Defined Attribution Unit on page 155.
- Interface to the *Load Store Unit* (LSU) from the MAU. The LSU makes MAU lookup requests for loads, stores, and *Preload Data* (PLD), linefills, evictions, stacking, and unstacking.
- Interface to the TCMs from the TGU. The TCMs make TGU requests through the *Subordinate AHB* (S-AHB) interface for *Direct Memory Accesses* (DMAs), unstacking requests, instruction fetches, and loads and stores from the processor. For more information, see the 10.8 TCM interfaces on page 191.
- Interface to the *Instruction Fetch Unit* (IFU) from the MAU. The IFU makes lookup requests for instructions and vector fetches.



When changing security attribution of an address by either reprogramming the SAU or changing the external IDAU mappings, cache maintenance is required.

# 9.2 Security Attribution Unit

#### **SAU** features

- The SAU is a programmable unit that determines the security of an address.
- It is only implemented if the Security Extension is included in the processor.
- The number of regions that are included in the SAU can be configured in the Cortex®-M55 implementation to be 0, 4, or 8.

• The SAU is not used for Subordinate AHB (S-AHB) accesses.

#### **Exemptions and faults**

- The System Control Space (SCS) and all debug components are exempt from security checking.
- Accesses that violate the security settings cause a SecureFault. In this case, any potential MemManage Fault is masked and the access on the bus is blocked.
- SecureFaults do not prevent Speculative accesses to the caches or TCMs, however, an access that faults never updates processor state.

### **Enabling the SAU**

The SAU\_CTRL.ENABLE determines whether programming the SAU affects the security of an address. For the Cortex®-M55 processor, this value resets to 0.

## 9.2.1 SAU register summary

The Security Attribution Unit (SAU) has various registers that are associated with its function.

Each of these registers is 32 bits wide. The following table shows the SAU register summary. See the Arm®v8-M Architecture Reference Manual for more information about the register addresses, access types, and reset values. All the registers in the following table are not banked between Security states.

Table 9-1: SAU register summary

Address	Name	Туре	Reset value	Description
0xE000EDD0	SAU_CTRL	RW	0x0000000	SAU Control Register
0xE000EDD4	SAU_TYPE	RO	0x0000000x  Note: SAU_TYPE[3:0] depends on the number of SAU regions included. This value can be 0, 4, or 8.	SAU Type Register
0xE000EDD8	SAU_RNR	RW	0x000000XX	SAU Region Number Register
0xE000EDDC	SAU_RBAR	RW	0xXXXXXXX0	SAU Region Base Address Register
0xE000EDE0	SAU_RLAR	RW	UNKNOWN	SAU Region Limit Address Register
0xE000EDE4	SFSR	RW	0x0000000	Secure Fault Status Register
0xE000EDE8	SFAR	RW	UNKNOWN	Secure Fault Address Register

## 9.2.2 Security levels

The security level that the SAU returns is a combination of the region type that is defined in:

• The internal SAU, if configured to be included

• The associated external Implementation Defined Attribution Unit (IDAU)

The final security level uses the higher security level indicated by the SAU or IDAU.

When the SAU\_CTRL.ENABLE is zero, the default internal security levels is selected by the SAU\_CTRL.ALLNS field. In the Cortex®-M55 processor, the SAU\_CTRL register resets to zero, setting all memory (apart from some specific regions in the PPB space) to Secure, and preventing any override of the security level by the IDAU.

The following table shows examples of how the final security level is chosen.

Table 9-2: Final security level selection examples

IDAU	SAU	Final security	
Secure	Secure, Non-secure, or Non-secure Callable	Secure	
Secure, Non-secure, or Non-secure Callable	Secure	Secure	
Non-secure Callable or Non-secure	Non-secure Callable	Non-secure Callable	
Non-secure Callable	Non-secure Callable or Non-secure	Non-secure Callable	
Non-secure	Non-secure	Non-secure	

For more information on the IDAU, see 9.4 Implementation Defined Attribution Unit on page 155.

# 9.3 Memory Protection Unit

The Cortex®-M55 processor supports Arm Protected Memory System Architecture (PMSA). The Memory Protection Unit (MPU) is an optional component that is primarily used for memory region protection.

#### **MPU** features

The MPU features include:

- Memory region protection.
- Access permissions.
- Exporting memory attributes to the system.
- The MPU is not used for Subordinate AHB (S-AHB) accesses.
- You can use the MPU to:
  - Enforce privilege rules.
  - Separate processes.
  - Manage memory attributes.

#### Permission and access violations

MPU mismatches and permission violations invoke the MemManage Fault handler. These violations result in MemManage Faults and the access on the bus is blocked. For more information on

MemManage Faults, see the Arm®v8-M Architecture Reference Manual. MemManage Faults do not prevent Speculative accesses to the caches or TCMs, however, an access that faults never updates processor state.

## MPU configuration

The MPU can be configured to support 0, 4, 8, 12, or 16 memory regions.

If the Security Extension is included in the Cortex®-M55 processor, memory protection can be duplicated between Secure and Non-secure MPU (MPU S and MPU NS).

The number of regions in the Secure and Non-secure MPU can be configured independently, and each can be programmed to protect memory for the associated Security state.

## 9.3.1 Memory Protection Unit register summary

The Memory Protection Unit (MPU) has various registers that are associated with its function.

Each of these registers is 32 bits wide. If the MPU is not present in the implementation, then all of these registers *Read-As-Zero* (RAZ). The following table shows the MPU register summary.

Each of these registers is 32 bits wide. The following table shows the MPU register summary.

See the Arm®v8-M Architecture Reference Manual for more information about the register addresses, access types, and reset values. All the registers in the following table are banked between Security states.

Table 9-3: MPU register summary

Address	Name	Туре	Reset value	Description
0xE000ED90	MPU_TYPE	RO	0x0000xx00  Note:  MPU_TYPE[15:8] depends on the number of MPU regions configured. This value can be 0, 4, 8, 12, or 16.	MPU Type Register
0xE000ED94	MPU_CTRL	RW	0x0000000	MPU Control Register
0xE000ED98	MPU_RNR	RW	0x000000XX	MPU Region Number Register
0xE000ED9C	MPU_RBAR	RW	UNKNOWN	MPU Region Base Address Register
0xE000EDA0	MPU_RLAR	RW	UNKNOWN, bit [0] resets to 0.	MPU Region Limit Address Register
0xE000EDA4	MPU_RBAR_A1	RW	UNKNOWN	MPU Region Base Address Register Alias 1
0xE000EDA8	MPU_RLAR_A1	RW	UNKNOWN	MPU Region Limit Address Register Alias 1

Address	Name	Туре	Reset value	Description
0xE000EDAC	MPU_RBAR_A2	RW	UNKNOWN	MPU Region Base Address Register Alias 2
0xE000EDB0	MPU_RLAR_A2	RW	UNKNOWN	MPU Region Limit Address Register Alias 2
0xE000EDB4	MPU_RBAR_A3	RW	UNKNOWN	MPU Region Base Address Register Alias 3
0xE000EDB8	MPU_RLAR_A3	RW	UNKNOWN	MPU Region Limit Address Register Alias 3
0xE000EDC0	MPU_MAIRO	RW	UNKNOWN	MPU Memory Attribute Indirection Register 0
0xE000EDC4	MPU_MAIR1	RW	UNKNOWN	MPU Memory Attribute Indirection Register 1

# 9.4 Implementation Defined Attribution Unit

The Cortex®-M55 processor supports an external *Implementation Defined Attribution Unit* (IDAU) to allow the system to determine the security level that is associated with any given address.

- The processor has three external interfaces for the IDAU with identical signals, properties, and requirements.
  - An interface for instruction fetches and exception vector read operations.
  - Two interfaces for all other data read and write operations from load and store instructions, register stacking on exception entry and exit, and debug memory accesses.
- The IDAU is not used for Subordinate AHB (S-AHB) accesses.

#### Security levels

The security level that the *Memory Authentication Unit* (MAU) returns is a combination of the region type defined in the internal SAU, if configured to be included, and the security type from the IDAU. For more information, see 9.2 Security Attribution Unit on page 151.


# 9.4.1 IDAU interface and backwards compatibility

Unlike previous Cortex®-M processors, the *Implementation Defined Attribution Unit* (IDAU) interface protocol in the Cortex®-M55 processor has a two-stage pipeline, allowing lookup, comparator,

and resulting multiplexed logic to be balanced across a register slice to balance timing according to **IMPLEMENTATION-SPECIFIC** requirements.

The following figure shows how backwards compatibility can be implemented to allow for use with existing IDAU system designs.

Figure 9-1: Cortex®-M55 IDAU interface backward compatibility





To optimize your design, Arm recommends that the external IDAU is implemented with the processor logic to allow EDA tools to balance the timing of the IDAU logic with the internal *Security Attribution Unit* (SAU).

# 9.5 Memory regions not controlled by SAU and IDAU

The following address ranges in the memory map are regions whose attributes are determined only by the processor Security state and cannot be controlled using the *Security Attribution Unit* (SAU) or *Implementation Defined Attribution Unit* (IDAU).

Table 9-4: Memory regions not controlled by SAU and IDAU

Address range	Description
	This PPB memory region range is considered exempt for all SAU and IDAU accesses. This range is marked with the current Security state.
	This range is always marked as Secure for instruction fetches. It is not callable from Non-secure.

For more information about Security state, see the Arm®v8-M Architecture Reference Manual.

# 9.6 Security attribution signals

Security attribution is indicated for the Cortex®-M55 interfaces on the following signals:

- Bit [1] of ARPROT and AWPROT for the Manager AXI (M-AXI) interface.
- HNONSECP for the Peripheral AHB (P-AHB) interface.
- HNONSECD for the *Debug AHB* (D-AHB) interface.

• HNONSECS for the Subordinate AHB (S-AHB) interface.

Using these signals ensures that the relevant interface components prevent Non-secure transfers to Secure memory or peripherals.

- S-AHB requests do not use the SAU and IDAU for security checking. However, HNONSECS is taken into consideration for security access gating using the TCM Gate Unit (TGU). See 9.8.2 Security access gating using the TGU on page 161.
- The security attribute depends on address of the location being accessed, and not on the Cortex®-M55 processor Security state that executes the load/store instructions or *Debug Access Port* (DAP) Security state that generates the debug request.
- Permitted DAP accesses to Secure System Control Space (SCS) registers in the range 0xE000E000-0xE000EFFF are affected by the value of the following:
  - Secure debug enabled bit in the Debug Halting Control Status Register, DHCSR.S SDE
  - Secure banked register select enable bit in Debug Security Control and Status Register, DSCSR.SBRSELEN



- Secure banked register select bit in Debug Security Control and Status Register, DSCSR.SBRSEL
- Current security state of the processor.

Table 9-5: DAP accesses to Secure SCS registers

DHCSR.S_SDE	DSCSR.SBRSELEN	DSCSR.SBRSEL	Current Security state of the processor	View of the register accessed
0	-	-	-	Non-secure
1	0	-	Non-secure	Non-secure
1	0	-	Secure	Secure
1	1	0	-	Non-secure
1	1	1	-	Secure

For more information on DHCSR and DSCSR, see the Arm®v8-M Architecture Reference Manual.

## 9.7 TCM Gate Units

There are two TCM Gate Units (TGUs), one for Instruction Tightly Coupled Memory (ITCM) accesses (ITGU), and one for Data Tightly Coupled Memory (DTCM) accesses (DTGU), that are responsible for TCM security gating and control.

For more information on how the TGUs are responsible for security access control, see 9.8 TCM and P-AHB security access control on page 158.

# 9.8 TCM and P-AHB security access control

The Cortex®-M55 processor provides a mechanism to support further or a more fine-grained security access control on the TCM and *Peripheral AHB* (P-AHB) interfaces than provided by the SAU and IDAU.

This mechanism is compatible with the external gating mechanism described in Arm® Platform Security Architecture Trusted Base System Architecture for Arm®v6-M, Arm®v7-M, and Arm®v8-M.

To achieve additional security access control, you must use memory aliasing, configure the *Implementation Defined Attribution Unit* (IDAU) or *Security Attribution Unit* (SAU), and implement security gating.

#### Memory aliasing and IDAU and SAU configuration

Memory aliasing can be applied to the TCM and P-AHB interfaces. Memory aliasing is a duplication of all memory-mapped components in Secure and Non-secure address regions. These regions must be defined as Secure and Non-secure using the IDAU or SAU. For more information, see 9.8.1 Memory aliasing and IDAU/SAU configuration on page 159. For more information on the SAU and IDAU, see 9.2 Security Attribution Unit on page 151 and 9.4 Implementation Defined Attribution Unit on page 155 respectively.

#### Security gating

The TCM Gate Unit (TGU) provides security gating for TCM accesses only. For more information on TGU security gating, see 9.8.2 Security access gating using the TGU on page 161.

To implement memory aliasing with the TCMs, you must use the TGU to maximize the benefits of the additional level of security that it provides.

If memory aliasing is not enabled (using the CFGMEMALIAS signal), the TGU is not used.

Accesses to the P-AHB require you to include your own external security gating logic.



Additionally, memory aliasing can be done for the AXI interface, and all gating must be implemented externally. Therefore, the description of this behavior is outside the scope of this document. For more information, see the Arm® Platform Security Architecture Trusted Base System Architecture for Arm®v6-M, Arm®v7-M, and Arm®v8-M.

## 9.8.1 Memory aliasing and IDAU/SAU configuration

In normal operation, the TCM and *Peripheral AHB* (P-AHB) interfaces are mapped to regions in the memory map.

**Code region** Base address 0x00000000 is used for Instruction Tightly Couple Memory

(ITCM).

SRAM region Peripheral Base address 0x20000000 is used for Data Tightly Couple Memory (DTCM).

Base address 0x40000000 is used for P-AHB.

region

The TCM regions extend from their base to a limit that is defined by the physical size (in bytes) of the TCM set by the input signals CFGITCMSZ and CFGDTCMSZ. The P-AHB region extends from the base to its region size (in bytes) defined by the CFGPAHBSZ input signal.

Memory aliasing is enabled by tying the external input signal CFGMEMALIAS[4:0] to a non-zero value. The aliased address bit can be set from bit [24] to bit [28] using the CFGMEMALIAS[4:0] signal. The address bit that is used for memory alias is determined by the following options:

- 0b00001, indicating that the alias bit is bit[24].
- 0b00010, indicating that the alias bit is bit[25].
- 0b00100, indicating that the alias bit is bit[26].
- 0b01000, indicating that the alias bit is bit[27].
- 0b10000, indicating that the alias bit is bit[28].

#### This results in:

- A second CODE and SRAM address region mapped to the ITCM and DTCM respectively.
- A second region in the Peripheral region to be mapped to the P-AHB interface.

0b00000 indicates that there is no memory aliasing. Setting the address bit to any other value results in **UNPREDICTABLE** behavior.

For example, if you are using CFGMEMALIAS[4:0] for memory aliasing and you have set CFGMEMALIAS[4:0] to 0b10000 (bit [28] is used as the alias bit), CFGPAHBSZ should correspond to the actual size of the P-AHB region (in bytes):

- The base address of the P-AHB region is from 0x40000000-0x40000000+ size\_in\_bytes(CFGPAHBSZ)-1
- The alias address of the P-AHB region is from 0x50000000-0x50000000 + size\_in\_bytes(CFGPAHBSZ)-1.

The following table demonstrates an example of memory aliasing for the ITCM, DTCM, and P-AHB when the alias is configured for bit[28] of the address. The actual accessible TCM regions depend on the size of the TCM configured in the processor. In the following table, the size of the P-AHB region is limited to 256MB to avoid overlap with the alias at bit[28].

Table 9-6: Example TCM memory address aliasing

Address	Target region
0x0000000-0x00ffffff	ITCM
0x1000000-0x10FFFFFF	ITCM alias
0x2000000-0x20FFFFFF	DTCM
0x3000000-0x30ffffff	DTCM alias
0x4000000-0x4FFFFFF	P-AHB
0x5000000-0x5FFFFFF	P-AHB alias



Base and alias regions can overlap in the Peripheral region because the P-AHB interface can be mapped to the entire 512MB. However, Arm recommends that you avoid doing this because the behavior is **UNPREDICTABLE**. The aliasing logic only affects the target interface for P-AHB and TCM and it does not change the actual address. External security logic on this interface must mask the address accordingly to map the two aliased addresses to the same physical peripheral.

## IDAU/SAU configuration for security access control

When memory aliasing is enabled, the *Implementation Defined Attribution Unit* (IDAU) or *Security Attribution Unit* (SAU) must be set up to map the two alias regions for each interface. This allows one region to be mapped as Secure and the other region to be mapped as Non-secure. This Secure and Non-secure mapping guarantees that software can access any given physical address in the TCM or P-AHB through external address mapping as either Secure or Non-secure regions.

For more information on setting up the IDAU using the relevant IDAU signals, see C.27 IDAU interface signals on page 387.

The following figure shows an example configuration of memory aliasing and IDAU configuration in the SRAM region and the DTCM using bit [28] of the address.

IDAU SRAM region Non-secure alias Non-secure alias TGU security 0x30003000-0x30003FFF gating logic 0x30002000-0x30002FFF 0x003000-0x003FFF 0x30000000-0x30001FFF 0x002000-0x002FFF Lookup table Software access or 0x000000-0x001FFF S-AHB access to TCM RAM address TCM region Secure Secure alias alias 0x20003000-0x20003FFF 0x20002000-0x20002FFF 0x20000000-0x20001FFF Secure alias SRAM region Processor address Non-secure alias SRAM region

Figure 9-2: Example security alias and gating configuration on the DTCM

## 9.8.2 Security access gating using the TGU

The TCM Gate Unit (TGU) is a security gate that allows the security attribute of a Tightly Coupled Memory (TCM) access to be checked against the security mapping for the address.

There are two optional TGUs, one for the *Instruction Tightly Coupled Memory* (ITCM) and one for the *Data Tightly Coupled Memory* (DTCM).

Each TCM is divided into blocks and a TGU lookup table is used to lookup the security mapping for an address. This is done in either of the following ways:

- For software accesses, the security mapping from the TGU lookup table is checked against the security attribute from the Security Attribution Unit (SAU) and Implementation Defined Attribution Unit (IDAU).
- For S-AHB accesses, the security mapping from the TGU lookup table is checked against the HNONSECS input signal which provides security level information for S-AHB accesses.

# 9.8.3 TGU configuration

Each TCM Gate Unit (TGU) is configured using the xTGU, xTGUBLKSZ, and xTGUMAXBLKS parameters.



In this section, xTGU refers to *Instruction TCM Gate Unit* (ITGU) and *Data TCM Gate Unit* (DTGU).

The xtgu parameter configures the inclusion of the ITGU or DTGU, the xtgublksz parameter determines the block size, and xtgumaxblks determines the maximum number of available blocks (which in turn defines the number of physical registers included in the TGU logic). The processor supports up to a maximum of 512 blocks for each TGU.

The XTGUMAXBLKS parameter is provided to allow a single processor implementation to support security gating across multiple different TCM size configurations using the external input signals CFGITCMSZ and CFGDTCMSZ.

You must configure \*TGUMAXBLKS and \*TGUBLKSZ to match the required range of TCM size. A TGU configuration is valid if both of the conditions in the following table are met.

Table 9-7: TGU configuration conditional validity

Condition	Formula
Block size * Maximum number of blocks = Maximum physical size of the TCM	xTGUBLKSZ + xTGUMAXBLKS = CFGxTCMSZ <sub>max</sub> + 4.
Block size < Minimum physical size of the TCM	xTGUBLKSZ < CFGxTCMSZ <sub>min</sub> + 4

This ensures that there are enough blocks to cover the largest TCM size and that at least two blocks cover the minimum TCM size. If these parameters are configured incorrectly, the TGU behavior becomes **UNPREDICTABLE**.



For a given processor implementation and integration, reading the xTGU\_CFG.NUMBLKS and xTGU\_CFG.BLKSZ register bitfields determines the number of available blocks in the lookup table and the block size respectively. For more information on these registers, see 5.21.2 ITGU\_CFG and DTGU\_CFG, ITGU and DTGU Configuration Registers on page 108 .

When TCM gating is enabled, the Code and SRAM region of the processor memory map is aliased so that two regions map onto the same physical TCM address. These two regions should be mapped to different security levels. The security level attributed to the logical address used by software is always used to control the TGU. The two alias regions always map to the same physical address in the TCM memory.

The following table shows an example configuration where the processor ITGU is configured with 1KB blocks and supports a maximum ITCM size of 64KB and a minimum ITCM size of 4KB. In this case, ITGUMAXBLKS must be configured to 0b0110 or 64 blocks.

Table 9-8: Example TGU configuration for 1KB block size

ITCM size	CFGITCMSZ	ITGUBLKSZ	ITGUMAXBLKS	ITGU_CFG.NUMBLKS	ITGU_CFG.BLKSZ
4KB	0b0011	0b0101	0b0110	0b0010	0b0101
8KB	0b0100	0b0101	0b0110	0b0011	0b0101
16KB	0b0101	0b0101	0b0110	0b0100	0b0101

ITCM size	CFGITCMSZ	ITGUBLKSZ	ITGUMAXBLKS	ITGU_CFG.NUMBLKS	ITGU_CFG.BLKSZ
32KB	0b0110	0b0101	0b0110	0b0101	0b0101
64KB	0b0111	0b0101	0b0110	0b0110	0b0101

#### TGU block lookup table

Each block entry in the lookup table can be accessed by software using the xTGU\_LUTn registers. Each register contains up to 32 block entries. For a valid block, the entry bit determines the required security level. All blocks reset to 0, therefore, at reset, all TCM memory is considered as Secure.

Any unused block entries in the lookup table, due to the configuration, do not affect the operation of the security gate and the corresponding xTGU\_LUTn bitfield is RAZ/WI when accessed by software.

## TGU enable and locking

TCM gating is enabled by tying the external input signal CFGMEMALIAS to a non-zero value.

The TGU can be locked from software access using the external input signals LOCKITGU and LOCKDTGU. When these signals are asserted the corresponding TGU registers become read-only. This allows a TGU configuration to be programmed and then locked from further changes by software.

# 9.8.4 Security check and fault response

Accesses to a memory region that the TGU protects only proceed if the security level of the request matches the programmed security of the block. At reset, all blocks are Secure.

- Read requests on the external TCM interfaces are always Speculative, regardless of whether the access passes the security check in the TGU. Data from the RAM is always ignored if the check fails and the processor state is never updated.
- If the security check fails, write requests are always ignored and never carried out on the TCM interface.

The result of a security check mismatch in the TGU depends on the type of the access and the configuration of the ITGU\_CTRL or DTGU\_CTRL registers. The access is either ignored or generates a fault:

- A security check mismatch on an instruction fetch always results in a BusFault. The fault is recorded in AFSR.FTGU.
- If ITGU\_CTRL.DBFEN or DTGU\_CTRL.DBFEN is set, a security check mismatch on a data read or write results in a precise BusFault. The fault is recorded in AFSR.PTGU. If ITGU\_CTRL.DBFEN or DTGU\_CTRL.DBFEN is not set, no exception is raised.
- If ITGU\_CTRL.DBGEN or DTGU\_CTRL.DBEN is set, then a security check mismatch on a debug request causes HRESP to be asserted on the *Debug AHB* (D-AHB) interface. AFSR.PTGU is not updated on a security check mismatch from a debug request.

Memory Authentication

• If ITGU\_CTRL.DEREN or DTGU\_CTRL.DEREN is set, a security check mismatch on a read or write to the TCM from the S-AHB signals an error on the interface. For all mismatched read accesses, zero is returned to prevent any leaks of Secure data.



If a data read access on the TCM returns an error on the interface (ITCMERR or DTCMERR input signal is asserted) for an address which fails the TGU security check and ITGU\_CTRL.DBFEN or DTGU\_CTRL.DBFEN is not set, then the overall behavior is RAZ/WI instead of raising a BusFault. This is consistent with a security fault response from the *Memory Authentication Unit* (MAU).

# 10. Memory system

This chapter describes the Cortex®-M55 processor memory system.

# 10.1 Memory system features

The Cortex®-M55 processor memory system is an interface between the processor core and the cache RAMs, external memory interfaces and memory-mapped registers.



For more information on how these units and interfaces interact with each other, see the Figure 3-1: Cortex-M55 processor block diagram on page 30.

#### **Load Store Unit**

The Load Store Unit (LSU) receives load and store accesses from the Data Processing Unit (DPU) and distributes these requests to the correct unit and returns any data or responses to the DPU. The LSU contains the Peripheral Interface Unit (PIU) which handles all the loads and stores to internal and external peripherals.

#### **Peripheral Interface Unit**

The Peripheral Interface Unit (PIU) is responsible for the handling of stores to peripheral units External Private Peripheral Bus (Core EPPB and Debug EPPB), Internal Private Peripheral Bus (IPPB), and P-AHB. The PIU coordinates the following accesses to the peripheral busses.

- Loads from the LSU
- Stores from the STB

#### **TCM Control Unit**

The TCM Control Unit (TCU) arbitrates requests between the LSU and Instruction Fetch Unit (IFU), accesses the TCMs, and returns any data or responses to the requesting unit. The TCU contains a write queue for Subordinate-AHB (S-AHB) writes and a read prefetcher to improve the performance of 32-bit and 64-bit incrementing reads.

The TCU contains a buffer for software stores to the TCM.

#### **Tightly Coupled Memories**

The Cortex®-M55 processor has two TCM memory types, the *Instruction Tightly Coupled Memory* (ITCM) and *Data Tightly Coupled Memory* (DTCM). There is one ITCM interface and four DTCM interfaces (DOTCM, D1TCM, D2TCM, and D3TCM respectively).

All the TCM interfaces are 39 bits wide (32 bits for data and 7 bits for *Error Correcting Code* (ECC)).

ECC generation and correction logic can optionally be included for each TCM interface and an ECC error indication interface.

Memory accesses to the TCM, required for fetching instructions and for data transfer instructions, are performed if the address is in an enabled TCM region. Accesses that are not

serviced by the TCM region are passed through the *Manager-AXI* (M-AXI) interface or one of the peripheral interfaces.

#### **Data Cache Unit**

The *Data Cache Unit* (DCU) contains a four-way set-associative data cache and handles all accesses to this cache. These accesses include loads, stores, cache maintenance operations, evictions, and ECC error detection and correction.

The DCU can be configured to include logic to detect and process ECC errors.

#### Instruction Cache Unit

The *Instruction Cache Unit* (ICU) contains a two-way set-associative instruction cache, and it accepts instruction fetch requests from the IFU and returns data from either the instruction cache, the linefill buffer, or the BIU.

The ICU can be configured to include logic to detect and process ECC errors.

#### Store Buffer

The Store Buffer (STB) has five 64-bit slots that buffer stores to the AXI bus.

- For Cacheable stores, the STB sends a lookup request to the DCU to see if the target address is in the cache. If it is, then the data is written directly to the cache. If the target address is not in the cache and the access has a Write-Allocate hint, then the DCU makes a linefill request to the Bus Interface Unit (BIU) and writes the data into the BIU linefill buffer. If the target address is not in the cache and it does not have a Write-Allocate hint, then the store is written out to the AXI bus.
- For Non-cacheable data, the data is written to the BIU write buffer.
- Write-Through stores are written out to the AXI bus even if they have been written into the cache.

#### **Bus Interface Unit**

The BIU contains one 32-byte write buffer and two 32-byte linefill buffers.

The BIU coordinates the following accesses to the M-AXI interface.

- Loads from the LSU
- Stores from the STB
- Evictions from the DCU
- Fetches from the IFU
- Linefills triggered by PLD instructions
- Speculative linefills triggered by the data prefetcher

Non-cacheable loads go directly to the AXI bus. Stores are buffered internally with the intention of being combined in a burst on the AXI. Cacheable Read-Allocate loads and Cacheable Write-Allocate stores trigger linefills and the data from the AXI bus is buffered in the linefill buffer until the line is complete and it can be allocated in the DCU.

The linefill buffers also buffer load data from Non-cacheable bursts.

#### **MBIST Interface Unit**

The MBIST Interface Unit (MIU) provides the Memory Built-In Self Test (MBIST) interface.

The MBIST interface supports on-line and production MBIST.

#### M-AXI interface

The M-AXI interface is 64 bits wide and connects to the external memory system.

#### Peripheral-AHB interface

The PIU includes a 32-bit Peripheral-AHB (P-AHB) interface for accessing external peripherals.

#### Subordinate-AHB interface

The S-AHB interface is 64 bits wide and allows system accesses in and out of the TCMs.

#### **PPB** interfaces

The PIU includes the Internal Private Peripheral Bus (IPPB) interface to access internal PPB registers, and the External PPB (EPPB) APB interface to access external PPB registers.

# 10.2 Memory system faults

Memory system faults can occur on instruction fetches and data accesses.

Faults can occur on instruction fetches for the following reasons:

- Memory Protection Unit (MPU) MemManage fault.
- Security Attribution Unit (SAU) or Implementation Defined Attribution Unit (IDAU) SecureFault.
- BusFaults that are caused by an external AXI subordinate error (SLVERR), an external AXI decode error (DECERR), or corrupted transactions (RPOISON).
- TCM external error.
- Uncorrectable Error Correcting Code (ECC) errors in the TCM.
- Breakpoints and vector catch events.
- TCM Gate Unit (TGU) faults.

Faults can occur on data accesses for the following reasons:

- MPU MemManage fault.
- Alignment UsageFault.
- SAU or IDAU SecureFault.
- BusFaults that are caused by an external AXI subordinate error (SLVERR), an external AXI decode error (DECERR), or corrupted read data (RPOISON).
- BusFaults because of errors on the External Private Peripheral Bus (EPPB) APB interface.
- External AHB error from the Peripheral-AHB (P-AHB) interface.
- TCM external error.
- Uncorrectable ECC errors in the TCM or L1 data cache.
- Watchpoints.

- M-profile Vector Extension (MVE) transactions, stacking, or unstacking to the Private Peripheral Bus (PPB) space.
- TGU faults.
- Unprivileged accesses to system registers which only privileged code can access.

#### 10.2.1 Classes of fault

Faults can be classified as MemManage Faults, BusFaults, SecureFaults, and UsageFaults.

## 10.2.1.1 MemManage faults

The Memory Protection Unit (MPU) can generate a fault for various reasons.

For more information on MemManage Faults, see Permission and access violations on page 153.

#### 10.2.1.2 Bus faults

A memory access or instruction fetch performed through the *Manager-AXI* (M-AXI) interface can generate different types of responses:

- Subordinate error (SLVERR).
- Decode error (DECERR).

AXI bus errors cause precise or imprecise BusFaults. Additionally, if the AMBA® 5 AXI signal, RPOISON, is asserted, an AXI read can generate a BusFault.

A memory access performed through the *Peripheral AHB* (P-AHB) interface can generate a single error response. The processor manages this in the same way as a response of SLVERR from the AXI interface.

Whether a memory or instruction fetch access on the TCM interface can be performed or not relies on the *TCM Gate Unit* (TGU), if implemented. Depending on the programming of the TGU, TGU faults can generate errors.

- For loads or stores, errors cause synchronous BusFaults.
- For read and write accesses from the Subordinate AHB (S-AHB) interface, an error causes an AHB subordinate error response on HRESPS. For writes, only TCM interface errors on ITCMERR or DTCMERR result in an imprecise error response on S-AHB through SAHBWABORT.

Synchronous BusFaults are generated in the following cases

- Instruction fetches.
- Data loads.
- Stores that generate a TGU fault.

- Stores to PPB that cause a privilege violation.
- M-profile Vector Extension (MVE) stores and stacking to the PPB space.
- Uncorrectable Error Correcting Code (ECC) errors.

Asynchronous BusFaults are generated in the following cases:

- All stores except those that generate synchronous BusFaults.
- Dirty linefills that cause an AXI bus error.
- Unprivileged access to registers that can be accessed by privileged code only.

#### 10.2.1.3 SecureFaults

If accesses do not pass the security attribution checks that the *Memory Authentication Unit* (MAU) performs, then a SecureFault is raised.

For more information on security attribution, see 3.1.3.1 Memory Authentication Unit on page 34.



In most of the memory regions, debugger accesses are subject to validation and attribution. That is, the final Security state of an access on the *Manager AXI* (M-AXI), indicated on ARPROT[1] and AWPROT[1] signals, the *Peripheral AHB* (P-AHB) interface, indicated on HNONSECP signal, or the *External Private Peripheral Bus* (EPPB) APB interface, indicated on PPROT[1] signal, is set by the *Security Attribution Unit* (SAU) in the same way as software generated accesses. The SAU blocks memory accesses which do not have the required permissions. For example, accesses to memory marked as Secure in the SAU when DHCSR.S\_SDE is 0 or HNONSECD is HIGH. This results in an error response on the *Debug AHB* (D-AHB) interface, but unlike accesses that originate from software, a SecureFault is not raised.

## 10.2.1.4 Usage faults

UsageFault exceptions occur in the following cases:

- Any unaligned access when CCR.UNALIGN\_TRP is set results in an UNALIGNED UsageFault exception. For more information on CCR, see the Arm®v8-M Architecture Reference Manual.
- Unaligned accesses to Device memory regions are not supported and result in an UNALIGNED UsageFault exception.
- Unaligned accesses from an instruction that does not support unaligned accesses result in an UNALIGNED UsageFault exception. For more information on these instructions, see the Alignment behavior section in the Arm®v8-M Architecture Reference Manual
- For M-profile Vector Extension (MVE) operations, a load or store access is considered unaligned if the address is not aligned to the specified element size. Using an address for an MVE load or store which is not aligned to the element size results in an UNALIGNED UsageFault being

raised. For more information on MVE and elements, see the Arm®v8-M Architecture Reference Manual.

Accessing a coprocessor that does not exist results in a NOCP UsageFault.



For more information on external coprocessors, see 13. External coprocessors on page 239. Additionally, for more usage restriction information, see 13.4 Coprocessor instruction restrictions on page 240.

# 10.3 Memory system behavior

The behavior of the memory system depends on the type attribute of the memory that is being accessed. Only Normal, cacheable memory regions can be cached in the RAMs.

The following points and the table that follows summarize the memory types and their associated memory system behavior:

- The memory system supports all memory types specified in the Arm®v8-M Architecture Reference Manual.
- For the data cache, all Shareable transactions are forced to be Non-cacheable because the Cortex®-M55 processor must be data coherent with other observers in the Shareability domain. On the data side, if a transaction is marked as Non-shareable, then caching can occur if the data cache is enabled (CCR.DC=1) and active (MSCR.DCACTIVE=1). For more information on CCR, see the Arm®v8-M Architecture Reference Manual. For more information on MSCR, see 5.14 MSCR, Memory System Control Register on page 90.
- For the instruction cache, transactions marked as Shareable Cacheable are not forced to be Non-cacheable because the instruction cache cannot be dirty and its contents are always consistent with the external memory. Unless, the external memory changes, in which case, the instruction cache is invalidated. Therefore, caching occurs irrespective of the Shareability attribute. On the instruction side, caching can occur if, the instruction cache is enabled (CCR.IC=1) and active (MSCR.ICACTIVE=1). For more information on CCR, see the Arm®v8-M Architecture Reference Manual. For more information on MSCR, see 5.14 MSCR, Memory System Control Register on page 90. The processor caches Shareable Cacheable instruction fetches, therefore, instruction cache software maintenance is always required for self-modifying code because only data access coherency is supported.
- The store buffer supports all stores to *Manager-AXI* (M-AXI). It also handles the special behavior required for no Write-Allocate mode.
- All Shareable exclusive transactions to the M-AXI and *Peripheral AHB* (P-AHB) interfaces are marked as exclusive.
- All Non-shareable exclusive transactions to the M-AXI and P-AHB interfaces are not marked as
  exclusive.
- Only Normal memory is considered idempotent. For more information on the properties of idempotent Normal memory, see the *Normal memory* section *Arm®v8-M Architecture Reference Manual*.

• For exclusive accesses to Non-shared memory only the internal exclusive monitor is updated and checked. Exclusive accesses to Shared memory are checked using the internal and external monitor that uses the external memory interface M-AXI or P-AHB.

The following table summarizes the processor memory types and associated behavior for data accesses.

Table 10-1: Memory types and associated behavior for data accesses

Memory type	Device memory attributes	Shareability	Cacheability	Restartable	Exclusives handled
Normal	-	Shared	No Cacheability	Yes	Internal and external
	-	Non-shared	Only if memory attributes are Cacheable and the cache is present, enabled, and active <sup>3</sup> .	Yes	Internal only
Device	Gathering, G and non-Gathering, nG	Yes	No	No	Internal
	Reordering, R and Non-Reordering, nR	Yes	No	No	and external
	Early Write Acknowledgment, E and No Early Write Acknowledgment, nE	Yes	No	No	5,tteidi

• The Cortex®-M55 processor can merge accesses to Normal memory, but not to Device memory.



- An external interconnect can merge accesses to Normal memory, but must not merge accesses to Device memory.
- M-profile Vector Extension (MVE) instructions to Device memory might merge multiple accesses from the same micro-operation into one transaction, regardless of whether that memory has the Gathering attribute or not.

## 10.3.1 Speculative accesses

The Cortex®-M55 processor performs Speculative accesses to increase performance. The Arm®v8-M and Arm®v8.1-M architecture permit Speculative accesses. System designers must not assume that the scope of the speculation is fixed or definitively specified.

The following list describes some of the examples where Speculative accesses can occur:

- Speculative instruction fetches can be initiated to any Normal, executable memory address. This can occur regardless of whether the fetched instruction gets executed or, in rare cases, whether the memory address contains any valid program instruction.
- Speculative data reads can be initiated to any Normal, read/write, or read-only memory address. In some rare cases, this can occur regardless of whether there is any instruction that causes the data read.

<sup>&</sup>lt;sup>3</sup> For more information on cache activity, see 10.9.6 Accessing the caches on page 203

- Speculative cache linefills can be initiated to any Cacheable memory address regardless of whether there is any instruction that causes the cache linefill.
- Speculative reads that target a TCM region can be initiated on any of the five TCM interfaces, regardless of which TCM interface the memory region is mapped to, or whether that address is mapped to any TCM interface.

However, Speculative accesses do not occur in the following cases:

- Speculative instruction fetches on the *Manager AXI* (M-AXI) interface are never made to memory addresses in an Execute Never region.
- Speculative data cache linefills on the *Manager AXI* (M-AXI) interface are never made to Non-cacheable memory addresses.
- Speculative data reads and Speculative cache linefills are never made to Device memory addresses.
- Speculative reads are never made on the *Peripheral AHB* (P-AHB) and *External Private Peripheral Bus* (EPPB) interfaces.
- Speculative writes are never made.



Memory regions that are mapped to the TCM are always treated as Normal Memory and therefore are always subject to speculation.

## 10.3.1.1 Considerations for system design

The system designer must ensure that the system is robust enough to handle Speculative accesses, and all executable and Normal type memory regions are safe to access.

#### **Preventing Speculative accesses**

Speculative accesses do not cause any processor faults. The processor is aware whether an access is Speculative, and ignores any error response that the system signals because of the Speculative access. However, the system in which the processor is integrated in cannot distinguish between Speculative accesses and Non-speculative accesses. Therefore, the system designer is required to ensure that the system is robust enough to handle Speculative accesses, regardless of whether they are initiated to unexpected memory addresses.

Alternatively, if there are memory regions that are not mapped to the TCMs and to which Speculative access should not be initiated, Arm recommends setting those regions to have the following attributes with the *Memory Protection Unit* (MPU):

- Device
- Execute-never

In the Cortex®-M55 processor, the following conditions apply for speculative accesses:

- Speculation is not allowed for any access on M-AXI for Secure attributed memory regions without Secure access rights.
- Instruction fetches can be made speculatively on M-AXI to Normal memory that is not marked as execute-never.
- Data accesses to Normal memory can be speculative on M-AXI. In this case, speculative covers:
  - Linefills from the data prefetcher
  - Data accessed as part of the cache line beyond the specific locations accessed by the instruction



There are no linefills initiated by an instruction that is not committed in the processor pipeline.

- Data accesses cannot be speculative on P-AHB or EPPB.
- Instruction fetches are not supported on P-AHB or EPPB.
- No external bus (M-AXI, P-AHB, EPPB) access are made for accesses encountering MPU, SAU or IDAU faults.

The TCMs are always treated as Normal memory. Therefore, they are always subject to speculation.

#### MPU. SAU. or IDAU violation behavior

On the M-AXI, P-AHB, or EPPB interfaces, an MPU, SAU, or IDAU violation is guaranteed to cause a fault and the access is not initiated on the interface. On the TCM interface, an MPU, SAU, or IDAU violation is guaranteed to cause a fault. However, a read access is still initiated, and in this case, the processor ignores the read data that is returned from the TCM.

# 10.3.2 Access privilege level for Device and Normal memory

The AMBA® 5 AXI, AMBA® 5 AHB, and AMBA® 4 APB protocols all include signals which allow the privilege level of an access to be reported to the system. The Cortex®-M55 processor supports these signals across the *Manager AXI* (M-AXI), *Peripheral AHB* (P-AHB), and *External Private Peripheral Bus* (EPPB) interfaces for Device memory.

The Cortex®-M55 processor also supports privilege reporting for Normal memory on P-AHB. However, M-AXI accesses to Normal memory can be buffered and cached so memory read and write requests and instruction fetches from both privileged and unprivileged software can be merged. All M-AXI accesses to Normal memory are marked as privileged. For all M-AXI transactions, the AXI signals ARPROT[0] and AWPROT[0] are always 1 indicating a privileged access. Access permission to a region of memory can always be restricted to software running in privileged mode by using the *Memory Protection Unit* (MPU).

The following table shows the processor mode and privilege level values of the read channel protection signal. The security attributes of the transaction are stored in bit 1 of the ARPROT and AWPROT signal.

Table 10-2: Cortex®-M55 processor mode and read and write channel protection signal privilege information

Processor mode	Memory type	Value
-	Normal Cacheable	Always marked as Privileged
-	Normal Non-cacheable	
Unprivileged	Device	Unprivileged
Privileged		Privileged

The instruction and data TCM interfaces provide signals ITCMPRIV and D\*TCMPRIV to indicate the privilege of all memory accesses.

For more information on how security attributes are generated and determined, see 3.1.3.1 Memory Authentication Unit on page 34.

# 10.4 Manager-AXI interface

The Manager-AXI (M-AXI) interface is a single 64-bit AMBA® 5 AXI interface for on-chip or off-chip memory and devices. The interface serves the memory regions that the TCM, Peripheral AHB (P-AHB), Internal Private Peripheral Bus (IPPB), and External Private Peripheral Bus (EPPB) interfaces do not cover.

The M-AXI interface can have either of the following configurations:

- High performance configuration.
- Area optimized configuration.

Both M-AXI configurations provide a store-buffer that supports data merging, reordering, and forwarding for Normal memory to minimize the number of AXI write transactions that are sent out to the system.



- Implementing the L1 data cache results in the high-performance M-AXI
  configuration. When the L1 data cache is not present, the M-AXI defaults to the
  area optimized configuration.
- For more information on restrictions and how to provoke the maximum number of outstanding AXI transactions in high performance and area optimized configurations, see 10.4.6.1 Restrictions on AXI transfers on page 181.

## 10.4.1 High performance M-AXI configuration

The high performance M-AXI configuration supports extensive buffering and multiple outstanding AXI transactions to optimize memory system performance, even in the presence of large latencies.

This configuration includes a 4-way set associative L1 data cache that supports:

- Write-allocation.
- Read-allocation.
- Write-Back.
- Write-Through.
- Transient.

The cache supports automatic data prefetching that can be used for compute tasks that require large data sets that the TCMs cannot accommodate.

## 10.4.1.1 High performance configuration M-AXI attributes and transactions

The high performance configuration is designed to be used with a native AXI system with high memory bandwidth and support for multiple outstanding transactions. The following table shows the AXI attributes and transactions that the high performance M-AXI configuration supports.

Table 10-3: High performance configuration M-AXI attributes and transactions

AXI attribute	Value	Details
Write issuing capability	39	15 writes to Device memory
		24 writes to Normal memory, that can be evictions, write bursts, or single writes
Read issuing capability	9	6 data linefills, including linefills that the data prefetcher requests
		2 Non-cacheable data read
		1 instruction fetch or instruction linefill
Write ID capability	4	1 reserved for Device memory
		1 reserved for Normal Non-cacheable writes and exclusive writes
		1 reserved for Normal cacheable writes
		1 reserved for cache line evictions
Read ID capability	4	1 reserved for Normal Non-cacheable and Device memory
		2 reserved for data cache linefills
		1 reserved for instruction fetch or instruction linefill
Combined issuing capability	48	39 outstanding writes
		9 reads from data linefills, Non-cacheable reads, and instructions fetches

Only a subset of all possible AXI transactions can be generated. These are:

- For Normal, Cacheable memory:
  - WRAP4 64-bit reads, for load, data prefetch and store linefills, and instruction linefills.
  - INCR4 64-bit writes, for evictions.
  - INCR N 64-bit writes with N=1-4 for combined individual no-write allocate stores or if in no Write-Allocate mode.
  - INCR N 64-bit reads with N=1-4, for instruction fetches when the L1 instruction cache is disabled.
- For Normal, Non-cacheable memory:
  - INCR N 64-bit reads with N=1-4 for load multiplies and vector loads.
  - INCR N 64-bit writes with N=1-4 for combined individual stores and store multiples.
  - INCR N 64-bit reads with N=1-4 for instruction fetches.
  - INCR 1 reads of any size, for individual loads.
- For Device memory:
  - INCR 1 32-bit reads for individual load and load multiples.
  - INCR N 32-bit writes with N=1-2 for store multiple and store doubles.
  - INCR 1 8-bit, 16-bit reads and writes for individual subword loads and stores.
- INCR 1 8-bit. 16-bit, and 32-bit exclusive reads and writes for shared exclusives.
- No FIXED bursts are used.
- Write bursts to Normal memory can use the following optimizations that are allowed on AXI but have implications for bridging to AHB.
  - Entire beats with no strobes set.
  - Non-contiguous strobes per beat.
- The AXI transactions generated by an instruction fetch, or a data load or store operation are dependent only on the memory attributes associated with the address and not dependent on the cache enable status. For example, if an address is marked as Normal Cacheable in the MPU, it will be treated as cacheable even if the cache is disabled in the CCR register.
  - INCR is an incrementing burst, where the address for each transfer in the burst is an increment of the address for the previous transfer.



- WRAP is a wrapping burst that is similar to an incrementing burst, except the address wraps around to a lower address if an upper address limit is reached.
- FIXED bursts, which are not used, have the same address for every transfer in the burst.
- For more information on burst types, see the AMBA® AXI and ACE Protocol Specification .

#### 10.4.1.2 Data prefetching

In the high performance *Manager-AXI* (M-AXI) configuration, the Cortex®-M55 processor looks at linefill addresses for L1 data cache misses. It does this to identify patterns that indicate a data stream that the software is accessing.

The data prefetcher uses the pattern information to predict where linefills might be required. It also attempts to fetch the data from the system into the L1 data cache before the data is required. This feature improves the overall performance of the processor by hiding load latency from the instructions that are executing on the processor.

The prefetcher supports a single data stream which can be in operation while the processor carries out data line-fills not associated with data streaming. The configuration allows for efficient operation where the Data cache is used both for streaming, typically associated with Compute operation and for random access to regular data structures such as the stack or heap.

The prefetcher can only detect streams with a constant stride. Only strides of -2, -1, +1, and +2 are supported. To reduce area and power, a prefetch stream cannot cross a prefetch granule boundary of 8KB.

The prefetcher stream will dynamically adjust the look-ahead distance. This is defined as the number of line-fills ahead of the current one fetched. The prefetcher attempts to balance the cost of not fetching ahead far enough (additional latency due to Data cache-misses), with the cost of fetching too far ahead (Using bandwidth in the external memory system, evicting valid data out of the cache, wasting power on spurious fetches, and delaying any unrelated line-fills after the stream ends).

The prefetcher is controlled using the **IMPLEMETATION DEFINED** PFCR register. This register contains fields for enabling the prefetch operation, controlling the look-ahead distance and setting the maximum number of outstanding line-fill requests to allow the prefetcher to be tuned to the application.

For more information on how to control the prefetcher, see 5.16 PFCR, Prefetcher Control Register on page 94.

# 10.4.2 Area optimized M-AXI configuration

The area optimized *Manager AXI* (M-AXI) configuration supports reduced buffering and minimizes the number of outstanding AXI transactions to support a low-cost memory system without the significant area impact of a L1 data cache.

The performance for this configuration is expected to be significantly lower than the configuration described in 10.4.1 High performance M-AXI configuration on page 174, and this configuration is optimized for area alone, where practical.

## 10.4.2.1 Area optimized configuration M-AXI attributes and transactions

The area optimized configuration is intended to be integrated into a low-cost AXI system or bridged to AHB and is suitable for connection to a low-bandwidth memory system. For example, off-chip memory. The following table shows the AXI attributes and transactions that the area optimized M-AXI configuration supports.

Table 10-4: Area optimized configuration M-AXI attributes and transactions

AXI attribute	Value	Details
Write issuing capability	32	<ul><li>15 writes to Device memory.</li><li>17 writes to Normal memory.</li></ul>
Read issuing capability	3	<ul><li>2 data reads.</li><li>1 instruction fetch or instruction linefill.</li></ul>
Write ID capability	3	<ul> <li>1 reserved for Device memory.</li> <li>1 reserved for Normal memory Non-cacheable writes and exclusive writes.</li> <li>1 reserved for Normal cacheable writes.</li> </ul>
Read ID capability	2	<ul> <li>1 reserved for Normal Non- cacheable and Device memory.</li> <li>1 reserved for instruction fetch or instruction linefill.</li> </ul>
Combined issuing capability	35	<ul> <li>32 outstanding writes.</li> <li>3 reads from data and instructions fetches.</li> </ul>

Only a subset of all possible AXI transactions can be generated. These are:

Table 10-5: High performance configuration M-AXI attributes and transactions

AXI attribute	Value	Details
Write issuing capability	39	15 writes to Device memory
		24 writes to Normal memory, that can be evictions, write bursts, or single writes
Read issuing capability	9	6 data linefills, including linefills that the data prefetcher requests
		2 Non-cacheable data read
		1 instruction fetch or instruction linefill

AXI attribute	Value	Details
Write ID capability	4	1 reserved for Device memory
		1 reserved for Normal Non-cacheable writes and exclusive writes
		1 reserved for Normal cacheable writes
		1 reserved for cache line evictions
Read ID capability	4	1 reserved for Normal Non-cacheable and Device memory
		2 reserved for data cache linefills
		1 reserved for instruction fetch or instruction linefill
Combined issuing capability	48	39 outstanding writes
		9 reads from data linefills, Non-cacheable reads, and instructions fetches

Only a subset of all possible AXI transactions can be generated. These are:

- For Normal, Cacheable memory:
  - WRAP4 64-bit reads, for load, data prefetch and store linefills, and instruction linefills.
  - INCR4 64-bit writes, for evictions.
  - INCR N 64-bit writes with N=1-4 for combined individual no-write allocate stores or if in no Write-Allocate mode.
  - INCR N 64-bit reads with N=1-4, for instruction fetches when the L1 instruction cache is disabled.
- For Normal, Non-cacheable memory:
  - INCR N 64-bit reads with N=1-4 for load multiplies and vector loads.
  - INCR N 64-bit writes with N=1-4 for combined individual stores and store multiples.
  - INCR N 64-bit reads with N=1-4 for instruction fetches.
  - INCR 1 reads of any size, for individual loads.
- For Device memory:
  - INCR 1 32-bit reads for individual load and load multiples.
  - INCR N 32-bit writes with N=1-2 for store multiple and store doubles.
  - INCR 1 8-bit, 16-bit reads and writes for individual subword loads and stores.
- INCR 1 8-bit, 16-bit, and 32-bit exclusive reads and writes for shared exclusives.
- No FIXED bursts are used.
- Write bursts to Normal memory can use the following optimizations that are allowed on AXI but have implications for bridging to AHB.
  - Entire beats with no strobes set.
  - Non-contiguous strobes per beat.
- The AXI transactions generated by an instruction fetch, or a data load or store operation are dependent only on the memory attributes associated with the address and not dependent on

the cache enable status. For example, if an address is marked as Normal Cacheable in the MPU, it will be treated as cacheable even if the cache is disabled in the CCR register.

INCR is an incrementing burst, where the address for each transfer in the burst is an increment of the address for the previous transfer.



- WRAP is a wrapping burst that is similar to an incrementing burst, except the address wraps around to a lower address if an upper address limit is reached.
- FIXED bursts, which are not used, have the same address for every transfer in the burst.
- For more information on burst types, see the AMBA® AXI and ACE Protocol Specification.

## 10.4.3 Bridging to AHB

The high performance *Manager AXI* (M-AXI) configuration is optimized for a native AXI system and not for AHB. The AHB protocol only allows one outstanding transaction. Therefore, this implies serialization of all outstanding transactions that the M-AXI can support. For acceptable levels of performance, Arm recommends that at least two AHB interfaces are used in this configuration, one for instructions and one for data.

The area optimized M-AXI configuration can be bridged to a single AHB interface if the resulting performance is acceptable.

Both M-AXI configurations support the following features that need special consideration when bridging to AHB:

#### Sparse write strobes

AHB does not support write strobes and therefore must split AXI beats with sparse write strobes into smaller AHB transactions. This implies that AHB write bursts can be used only when the bridge is capable of buffering an entire AXI burst and evaluating the strobes before deciding how to perform the AHB access.

To avoid this issue, the processor provides a sparse write strobe signal. Transactions can use this signal to allow AXI bursts that do not use sparse strobes to be identified before all the write data is provided. Therefore, these accesses can be performed as AHB bursts efficiently. This signal is guaranteed to be valid, but in some cases it might be asserted for transactions that do not have sparse strobes.

#### **Exclusive accesses**

AMBA® AHB protocols prior to AMBA® 5 AHB do not support exclusive accesses. Arm recommends all AHB infrastructure used with the Cortex®-M55 processor is based on AMBA® 5 AHB.

The Arm<sup>®</sup> CoreLink<sup>™</sup> AXI5 to AHB5 XHB-500 bridge, which is included in the Arm Corstone-300 Foundation IP, can be used with Cortex<sup>®</sup>-M55, and also supports the sparse write strobes signal.

## 10.4.4 Write response

It is a requirement of the systems using the AMBA® 5 AXI protocol that the subordinate does not return a write response until it has received the write address.

## 10.4.5 Memory system implications for AXI accesses

The attributes of the memory being accessed can affect an AXI access.

The memory system can cache any cacheable Normal memory address that has either the Read-Allocate or Write-Allocate hint.

Accesses to Device memory cannot be cached and are always Outer Shareable. Any unaligned access to device memory generates an UNALIGNED UsageFault exception and therefore does not cause an AXI transfer.

Normal Non-cacheable memory can also be Outer Shareable.



Memory regions marked as Non-Cacheable Normal must not be used to access read-sensitive peripherals in a system. This is because read transactions to these regions from the processor can be repeated multiple times if the originating load instruction is interrupted.

## 10.4.6 Manager-AXI interface transfers

The Manager-AXI (M-AXI) interface does not generate the following types of transactions:

- An AXI subordinate device connected to the M-AXI interface must be capable of handling every kind of transaction that the AMBA® AXI and ACE Protocol Specification permits, except where there is an explicit statement in this chapter that such a transaction is not generated. You must not infer any additional restrictions from the example tables given.
- Non-cacheable load instructions might not result in an AXI transfer if they forward from an internal buffer.
- Non-cacheable store instructions always result in an AXI transfer, but multiple stores might get merged into one AXI transaction.
- If the processor is powered up, the buffered write response ready signals, BREADY is always asserted. You must not make any other assumptions about the AXI handshaking signals, except that they conform to the AMBA® AXI and ACE Protocol Specification.

#### 10.4.6.1 Restrictions on AXI transfers

The Manager-AXI (M-AXI) interface applies restrictions to the AXI transactions it generates.

These restrictions are:

- A burst never transfers more than 32 bytes.
- The burst length is never more than four transfers.
- The maximum length of a Device write burst is two transfers. Device reads are always a single transfer.
- No transaction ever crosses a 32-byte boundary in memory.
- FIXED bursts are never used.
- The write address channel always issues INCR type bursts, and never WRAP or FIXED.
- If the transfer size is 8 or 16 bits then the burst length is always one transfer.
- The transfer size is never greater than 64 bits, because it is a 64-bit AXI bus.
- Instruction fetches are always a 64-bit transfer size, and never locked or exclusive.
- Exclusive accesses are always to addresses that are aligned for the transfer size.
- Only exclusive accesses to shared memory result in exclusive accesses on the M-AXI. Exclusive accesses to non-shared memory are marked as non-exclusive accesses on the bus.
- For high-performance M-AXI configurations, to observe the maximum number of outstanding accesses, the M-AXI interface must be very slow so that the following sequence can be performed before any write response for an access in the sequence occurs:
  - 1. Execute a DSB instruction.
  - 2. Trigger seven evictions through cache maintenance operations. This requires prior allocation of seven cache lines into the data cache and making these cache lines dirty with store transactions.
  - 3. Perform seven data cache clean operations, that is, one to each of the cache lines.
  - 4. Execute 15 byte stores to Device memory.
  - 5. Execute seven byte stores to Cacheable, No-write Allocate memory. Each store must be to a separate cache line.
  - 6. Execute 10 byte stores to Non-cacheable memory. Each store must be to a separate cache line
  - 7. Perform two PLD instructions to Read-Allocate Cacheable memory. Each PLD instruction must be to separate cache lines. Neither cache line must be already in the cache.
  - 8. Perform an unaligned word load transaction from Non-cacheable memory so the load transaction crosses a doubleword boundary.
  - 9. Trigger an instruction side fetch from an address that is Cacheable and not already in the instruction cache.
  - 10. Execute a DSB instruction.
- For area-optimized M-AXI configurations, to observe the maximum number of outstanding accesses, the M-AXI interface must be very slow so that the following sequence can be performed before any write response for an access in the sequence occurs:
  - 1. Execute a DSB instruction.
  - 2. Execute 15 byte stores to Device memory.

- 3. Execute 10 byte stores to Non-cacheable memory. Each store must be to a separate cache line.
- 4. Perform an unaligned word load transaction from Non-cacheable memory so the load transaction crosses a doubleword boundary.
- 5. Trigger an instruction side fetch from an address that is Cacheable and not already in the instruction cache.
- 6. Execute a DSB instruction.

## 10.5 Peripheral AHB interface

The *Peripheral AHB* (P-AHB) interface is a single 32-bit wide interface that conforms to the AMBA® 5 AHB protocol. It is designed for deterministic, data-only access to fast on-chip peripherals.

## 10.5.1 P-AHB interface transfers

For each clock cycle, the *Peripheral AHB* (P-AHB) interface supports one aligned 32-bit access or any 8-bit or 16-bit access that can fit inside an aligned 32-bit access. Unaligned accesses that cross a 32-bit boundary are split into multiple accesses.

## Memory region type

By default, the memory regions mapped to the P-AHB interface are Device, however, it is possible to map regions as Normal using the *Memory Protection Unit* (MPU). Although Normal memory is supported on the P-AHB interface, Normal memory-specific optimization is not allowed. This implies that the interface is generally unsuitable for high-bandwidth requirements, and for such a requirement, the *Tightly Coupled Memory* (TCM) or *Manager AXI* (M-AXI) interface must be used instead.

#### Unaligned request support

The P-AHB can accommodate unaligned requests to Normal memory by breaking down the request into a set of aligned transactions that is suitable for its protocol. In most cases, the number of accesses to complete an unaligned write is greater than an equivalent read because if required, Normal memory can be excessively read, but the P-AHB interface does not support partial writes. Table 10-6: Unaligned memory access timing on page 184 lists the number of individual read and write transactions that are generated for the unaligned transactions.

#### Instruction execution and vector fetches support

Instruction execution and vector fetches are not supported on this interface. The P-AHB is targeted at on-chip peripherals only. Instruction and vector fetches to P-AHB are sent on the M-AXI interface.

## **Transactions supported**

New transactions cannot be started on the bus until all outstanding transactions are completed. This implies all transactions to this interface are in-order. Loads can only start on the bus after all buffered writes are drained.

The P-AHB does not support burst transactions. This implies that, the P-AHB interface only uses one transfer and all bursts are single.

The P-AHB does not support Speculative accesses, write merging, and forwarding of buffered store data for reads. No transaction ever crosses a 4-byte boundary in memory. The transfer type is never SEQUENTIAL.

Exclusive accesses are supported in the P-AHB interface, and these accesses are always to addresses that are aligned for the transfer size. Exclusive transactions are only generated for Shareable memory regions.

The P-AHB interface can also break down sparse reads and writes that are associated with the *M-profile Vector Extension* (MVE) Load and Store instructions.

Multiple write transactions can be buffered more than once, therefore, more than one imprecise BusFault exception can be raised because of external errors. The exceptions are always raised in the same order of the store instructions which generated the transactions.

The following table assumes that only non-MVE write accesses are considered. For unaligned MVE writes, the number of accesses changes depending on the element size and predicate mask. For more information, see the Arm®v8-M Architecture Reference Manual.

Table 10-6: Unaligned memory access timing

Access size	Address offset	Number of read accesses	Number of write accesses
Word	+1	2	3
	+2	2	2
	+3	2	3
Halfword	+1	1	2
	+3	2	2

)°

Arm recommends that the P-AHB is reserved for low-latency peripherals and all others are integrated on the M-AXI interface. This allows:

- Better overall processor execution performance in the presence of frequent stores to high-latency peripherals.
- Better *Quality of Service* (QoS) to P-AHB peripherals in interrupt handlers that do not make frequent accesses to high-latency peripherals on the M-AXI.

## 10.5.2 P-AHB interface configuration

The *Peripheral AHB* (P-AHB) interface covers two ranges in the processor memory map, that is, the Peripheral region and the Vendor SYS region.

#### Peripheral region

Base address is fixed at 0x4000000. The P-AHB region starts at the base address and has a size determined by PAHBCR.SZ, which is configured using the input signal CFGPAHBSZ.

## Vendor\_SYS region

The address range is 0xE0100000-0xFFFFFFF.

Mapping the Vendor\_SYS region of the memory map to the P-AHB interface allows existing AHB-based peripherals designed for M-profile systems to be reused in Cortex®-M55-based designs.

Mapping the Vendor\_SYS region of the memory map to the P-AHB interface provides additional, always-enabled, address space for direct connection to AHB-based subordinates, for example, reused peripherals from existing Cortex®-M systems.

The following parameters can be controlled for the P-AHB:

#### Size

The external input signal CFGPAHBSZ controls the size of the Peripheral region mapped to the P-AHB interface. This signal can only be changed at Cold reset. A maximum of 0.5GB is supported. This implies that the P-AHB interface is present entirely in the Peripheral region and can cover it completely. The Vendor\_SYS region size is not configurable.

#### Enable

The external input signal INITPAHBEN controls the P-AHB enable state at reset. During runtime, the P-AHB Peripheral region can be enabled and disabled using the PAHBCR register. Only privileged software can modify this register.

Also, if the Security Extension is implemented and AIRCR.BFHFNMINS is zero, this register is RAZ/WI from Non-secure state. The Vendor SYS region is always enabled.

#### **Alias**

The P-AHB interface supports the ability to alias two logical addresses in the Peripheral region onto the P-AHB interface. This feature is used with an external security gate to support fine-grain Secure and Non-secure regions in the Peripheral region. The alias bit in the logical address can be configured from bit[24] to bit[28] using the external input signal CFGMEMALIAS. This signal can only be changed at reset.

Data accesses to the P-AHB Peripheral region are performed on the *Manager AXI* (M-AXI) interface when the P-AHB interface is disabled. Accesses to the Peripheral region above the P-AHB size limit is also performed on the M-AXI interface.

Instruction accesses made to the Peripheral region, where executable, are always performed on the M-AXI interface. For code portability, Arm recommends that the P-AHB region is programmed as *Execute Never* (XN) in the *Memory Protection Unit* (MPU) to prevent instruction execution. This is consistent with the default memory map. The Vendor SYS region is permanently XN.

## 10.5.3 P-AHB considerations

Normal memory is supported on the *Peripheral AHB* (P-AHB) interface. However, no Normal-specific optimizations are made. This means the interface is generally not suitable for high-bandwidth requirements, and the *Tightly Coupled Memory* (TCM) or *Manager AXI* (M-AXI) interfaces must be used instead.

Instruction execution and vector fetches are not supported on this interface. The P-AHB is targeted at on-chip peripherals only.

The amount of buffering resource is intentionally limited to provide a balance between load access latency and store throughput. The implications of this limited buffering are:

- Individual stores to the P-AHB interface are visible to the Device memory in minimal and deterministic time relative to the store instruction being executed. This is relevant, for example, when an interrupt handler must perform a critical device access.
- There is limited hiding of store latency from the pipeline. This means that high-latency peripherals can stall the pipeline on a store instruction for extended periods of time. However, it affects the overall processor execution performance.
- Loads to the P-AHB interface are inherently higher latency than stores and must wait for all buffered stores to drain before they can be started on the bus. The limited buffering means that this latency is minimized but can still be significant for high-latency peripherals. The pipeline cannot flush a load that has started on the bus. Therefore, interrupt latency is affected by wait-states on loads. However, loads that have not yet started on the bus can be safely flushed. Therefore, the impact of load wait-states on interrupt latency is limited to the wait-states on a single access.
- Load access throughput is limited. There is no support for bursts on load multiples and no support for pipelined loads in general.
- Store throughput is acceptable for zero wait state systems, but it is degraded when wait states are used.

## 10.6 S-AHB interface

The 64-bit Subordinate-AHB (S-AHB) interface provides system access to the Tightly Coupled Memories (TCMs). Typically, a Direct Memory Access (DMA) controller uses this interface to transfer data in and out of the processor for software computation. It includes arbitration logic to support simultaneous system and processor TCM access requests. The S-AHB interface implements the AMBA® 5 AHB protocol.

If there is no contention with software access to TCM and the TCM uses zero wait states, then write buffering and the read prefetcher allows the S-AHB interface to indefinitely sustain back-to-back write and read transactions.

## Write buffering

Writes are buffered in the S-AHB interface to improve system performance and to provide storage for splitting 64-bit writes into two separate 32-bit transactions to the TCM interfaces.

Read access latency is inherently larger than write access latency because the AHB interface can only support a single outstanding transaction. To minimize this latency, reads can overtake buffered writes. However, if there is a data dependency between a read and a buffered write, then hazarding logic stalls the read and attempts to drain the buffer until there are no longer any dependencies. Writes are always carried out in-order and hazarding is performed at byte granularity.

Additional hazarding is included to fully serialize read accesses to the TCM from the S-AHB interface and software running on the processor. This allows both managers to access the TCM coherently. For more information on how data can be shared between software running on the processor and system-level devices that are connected on the S-AHB interface, see 10.8.5 System access to TCM through the S-AHB DMA interface on page 195.

### Read prefetcher

The S-AHB interface also supports a read prefetcher to improve the performance of the processor while reading bursts of data from the TCM to the system. The prefetcher supports the following 64-bit and 32-bit read transfers:

- INCR.
- INCR4.
- INCR8.
- INCR16.

If there is no contention or wait states on the TCM banks being accessed, the prefetcher generates internal transactions so that read data can be returned on consecutive clock cycles on the S-AHB interface.



- The S-AHB interface supports an extension to the AHB5 protocol using bytelane strobe signals to efficiently handle data with non-contiguous write-data in a beat, similar to that supported on AMBA AXI interfaces. This allows for efficient bridging from an AXI-based DMA controller.
- All S-AHB accesses are treated as being the same endianness as memory. No data swizzling is performed for reads or writes.
- The S-AHB interface can be used even if the processor is in sleep mode.

## 10.6.1 S-AHB memory map

The memory map that is presented on the *Subordinate-AHB* (S-AHB) interface is consistent with the memory map that is presented to software running on the processor. Only the *Tightly Coupled Memory* (TCM) address range can be accessed. Any other addresses cause an AHB fault response.

The following table shows the S-AHB memory map.

Table 10-7: S-AHB memory map

Start address	End address	Bits [3:2] on the system address bus, HADDRS[3:2]	TCM accesses	TCM index
0x00000000	0x00000000+ ITCM size	-	ITCM	HADDRS[n:2] <sup>4</sup>
0x2000000	0x20000000+ DTCM size	00	DOTCM	HADDRS[n:4]
0x20000000	0x20000000+ DTCM size	01	D1TCM	HADDRS[n:4]
0x20000000	0x20000000+ DTCM size	10	D2TCM	HADDRS[n:4]
0x20000000	0x20000000+ DTCM size	11	D3TCM	HADDRS[n:4]

- A read or write request on the S-AHB interface to the SRAM region is mapped to 32-bit accesses to two separate DTCM instances according to HADDRS[3:2].
- The processor downsizes 64-bit S-AHB accesses to the CODE region into 32 bits for ITCM accesses. A 64-bit S-AHB write transfer to ITCM are converted into two individual 32-bit buffered writes to ITCM and 64-bit S-AHB reads are converted into two ITCM serial reads that are combined into one 64-bit value for transferring over the S-AHB interface.



- The TCM enable fields that are defined in the TCM control registers, ITCMCR and DTCMCR, do not affect S-AHB accesses.
- If Security gating is enabled on the TCM interface, the address ranges are aliased in the same manner as defined for software access.

#### 10.6.2 S-AHB transfers


The Subordinate AHB (S-AHB) interface has certain conditions that require consideration.

The Cortex®-M55 processor does not support S-AHB transactions that are directly dependent on software memory transactions. This means that the system must not introduce any dependencies which imply that a software memory access cannot complete until a corresponding S-AHB transaction completes. Therefore, no loopback arrangements from processor manager ports to the S-AHB interface are supported because these arrangements might cause deadlock. This restriction does not prevent arrangements where software memory-mapped accesses are used, for example, on the *Manager AXI* (M-AXI) or *Peripheral AHB* (P-AHB) interface, to request an external agent to perform transactions on the S-AHB. The only requirement is that there is no dependency introduced in the system between the control access that initiates the transaction and the transaction itself.

<sup>&</sup>lt;sup>4</sup> The value of n depends on the configured TCM size.

If a system integration contains an example design as shown in the following figure, the address decoder in th AXI interconnect that is coupled to the Cortex®-M55 processor must be configured so that the address range for the S-AHB interface is blocked to ensure that this requirement is met. The address decoder logic for other managers that are connected to the AXI interconnect are not affected by this requirement.

Figure 10-1: Example system integration



S-AHB transactions cannot perform *Memory Protection Unit* (MPU) lookups. There is no internal distinction between unprivileged and privileged S-AHB accesses. The system is entirely responsible for providing TCM protection functionality for S-AHB accesses as required. This can be carried out by performing a privilege check in either of the following areas:

- When the system memory agent has been requested for the access. This is entirely system defined and no specific hardware support is provided.
- When the S-AHB access is performed on the TCM interface. In this case, the hardware performs the TCM access at the privilege level of the S-AHB request.
- The S-AHB does not support exclusive or locked accesses and S-AHB writes do not affect the state of the internal exclusive access monitor, making it unsuitable for systems requiring concurrency controls between the S-AHB and software.

The security level for S-AHB transactions is indicated by the HNONSECS signal on the interface. This signal indicates the fully attributed security level. That is, after any system-level *Implementation Defined Attribution Unit* (IDAU), S-AHB accesses are not passed through or checked against the processor IDAU or *Security Attribution Unit* (SAU). The TCM security gate can be used to control access to the TCM based on the transaction security level.



- INCR is an incrementing burst, where the address for each transfer in the burst is an increment of the address for the previous transfer.
- For more information on burst types, see the Arm® AMBA® 5 AHB Protocol Specification.

For more information on TCM security gating, see 9.8 TCM and P-AHB security access control on page 158.

## 10.6.3 S-AHB interface arbitration

In normal operation, there is enough bandwidth across the four *Data Tightly Coupled Memory* (DTCM) interfaces to allow accesses from software and the *Subordinate AHB* (S-AHB) interface to sustain their maximum throughput and the *Instruction Tightly Coupled Memory* (ITCM) is normally only used for instruction fetch. This means contention for resource should be rare and so the S-AHB is usually the lowest priority with no impact on the performance of data transfer from the system to the TCM.

However, there might be cases when a source makes large numbers of accesses to the same TCM bank. To prevent the S-AHB interface from getting less bandwidth, the priority of a request on the interface is automatically boosted when there is contention with a software access. When this occurs, a round robin scheme is used to share the bandwidth to a TCM bank roughly equally between S-AHB accesses and software accesses. This also allows the TCM bandwidth to be split evenly between software and S-AHB transactions if contention occurs.

## 10.6.4 S-AHB availability and low power states

The following conditions are required for the S-AHB to accept transactions:

- The processor power domain (PDCORE) is active and not in reset.
- CLKIN is running.

The S-AHB sub-system and the TCMs are in a separate internal clock domain to the rest of the processor. However, they are in the same reset and power domains. Therefore, S-AHB transactions can be performed without the main internal processor clock running. This allows TCM data transfers to be offloaded to a low-power system agent while the processor is in any of its sleep modes. The TCM clock is gated inside the processor to minimize the power used when no transactions are in progress from either the processor or S-AHB. Asserting HTRANSS automatically starts the clock if it is gated and the clock is stopped after all outstanding transactions have completed. For more information on HTRANSS, see C.10 S-AHB interface signals on page 374



From a system perspective, you are responsible to ensure that CLKIN is running when a transaction is started on S-AHB by considering the requirements of any manager components which can access the subordinate interface, for example a DMA, and enabling system level clock gating accordingly. This might mean

overriding the current CLKINQACTIVE state if the processor is in sleep and so not requesting CLKIN.

## 10.7 EPPB interface

The External Private Peripheral Bus (EPPB) interface is a 32-bit AMBA® 4 APB interface designed for integration with CoreSight<sup>™</sup> debug and trace components.

It is used for data accesses to the memory region 0xE0040000-0xE00FEFFF. Instruction accesses to this region cause a fault, and are permanently disabled in the Arm®v8.1-M architecture.

The interface is not intended for general peripheral usage and has both higher latency and lower average throughput than the *Manager AXI* (M-AXI) or *Peripheral AHB* (P-AHB) interfaces. Additionally, it has the following limitations that make it unsuitable for general-purpose use:

- Only little-endian accesses are supported. This indicates that the processor endianness is ignored.
- All accesses are treated as Device transactions.
- Only aligned accesses are supported. Unaligned accesses to the EPPB interface cause an UNALIGNED UsageFault.
- Exclusive accesses are not supported.
- Only Privileged accesses are supported. Unprivileged accesses take a BusFault exception.

Arm recommends that all non-debug peripherals are integrated on the M-AXI or P-AHB interface.

The EPPB interface can perform debugger-initiated transactions during processor reset. The EPPB interface can also be extended to support interface protection between the processor and the interconnect. For more information on interface protection, see 11.4 Interface protection behavior on page 223.

For more debugging information, see 16.2.4 Debug during reset and before code execution commences on page 262.

Additionally, for more information on EPPB peripherals, see 8.3 Private Peripheral Bus on page 145.

The EPPB interface is also used to transfer *Nested Vectored Interrupt Controller* (NVIC) state to an *External Wakeup Interrupt Controller* (EWIC) on sleep entry and exit. For more information on EWIC sleep entry and exit, see the *Arm® Cortex®-M55 Processor Integration and Implementation Manual*.



The Arm® Cortex®-M55 Processor Integration and Implementation Manual is a confidential document that is only available to Cortex®-M55 processor IP licensees and Arm partners with an NDA agreement.

## 10.8 TCM interfaces

The *Tightly Coupled Memory* (TCM) interfaces are tightly coupled into the processor for optimum performance from fast on-chip memory.

The Cortex®-M55 processor supports two separate interface groups:

#### **ITCM**

Single 32-bit interface that is intended for instruction memory based on SRAM or potentially flash memory with system prefetch or acceleration.

#### **DTCM**

Four 32-bit interfaces intended for use with data memory that is expected to be based on SRAM. The Cortex®-M55 processor performs address filtering that is based on bits[3:2] of the address.

- Addresses with bit[3:2]=0b00 are performed on the DOTCM interface.
- Addresses with bit[3:2]=0b01 are performed on the D1TCM interface.
- Addresses with bit[3:2]=0b10 are performed on the D2TCM interface.
- Addresses with bit[3:2]=0b11 are performed on the D3TCM interface.

This configuration requires that the DTCM RAM is logically arranged into four separate address banks. This allows:

- Up to 128 bits of total bandwidth for software reads and writes, and *Direct Memory Access* (DMA) traffic through the *Subordinate AHB* (S-AHB) interface with a probabilistic reduction of contention. This is essential for compute performance because the Cortex®-M55 processor can sustain a data throughput of 64 bits per cycle using the *M-class Vector Extension* (MVE) instructions.
- A 64-bit bandwidth for contiguous accesses that are 32-bit aligned from the software and DMA. A 64-bit bandwidth for contiguous accesses is essential for both overall performance and interrupt latency.
- Dual-issuing of 32-bit (or lower) aligned read or write transactions to the DTCM from software, where the two addresses do not contend. The MVE scatter gather load/store instructions can generate these operations.
  - The Cortex®-M55 processor does not provide software control over address filtering.



- All TCM interfaces support wait and error response from external memory. For systems where functional safety or *Reliability, Availability, and Serviceability* (RAS) are required, the Cortex®-M55 processor also optionally supports a *Single Error Correction and Double Error Detection* (SECDED) scheme that is based on the *Error Correcting Code* (ECC) for all accesses in the ITCM and DTCM regions.
- To configure the processor to support ECC, see the configuration options in the Arm® Cortex®-M55 Processor Integration and Implementation Manual. The Arm®

Cortex®-M55 Processor Integration and Implementation Manual is only available to licensees.

## 10.8.1 TCM configuration

The TCM interface has fixed and configurable parameters.

The base address of each TCM is fixed:

#### **ITCM**

0x0000000. This is the base address of the Code region.

#### **DTCM**

0x2000000. This is the base address of the SRAM region.

The following parameters can be separately controlled for each of the TCMs:

Size

**Enable** 

External configuration input signals control the size of each TCM region. These signals can only be changed at Cold reset. A maximum of 16MB for each TCM is supported. This implies that the ITCM and DTCM are present entirely in the Code and SRAM regions of the memory map respectively. An external input signal controls the TCM enable state at reset. During runtime the TCM can be enabled and disabled using the ITCMCR and DTCMCR registers. Only privileged software can modify these registers. If the Security Extension is implemented and AIRCR.BFHFNMINS is zero, these registers are RAZ/WI from Non-secure state.

Alias

The TCM controller can alias two logical addresses in the Code and SRAM regions onto the ITCM and DTCM interface respectively. This feature is used with the TCM security gate to support fine-grain Secure and Non-secure regions in TCM memory. The alias bit in the logical address can be configured from bit[24] to bit[28] using the external input signal CFGMEMALIAS. This signal can only be changed at Cold reset.

- For more information on ITCMCR and DTCMCR registers, see 5.20 ITCMCR and DTCMCR, TCM Control Registers on page 104.
- For more information on AIRCR, see the Arm®v8-M Architecture Reference Manual.



- Address aliasing and security gating are described in 9.8 TCM and P-AHB security access control on page 158.
- To configure the processor to support ECC in the TCMs, set Ecc to TRUE. See the Arm® Cortex®-M55 Processor Integration and Implementation Manual. The Arm® Cortex®-M55 Processor Integration and Implementation Manual is a confidential document that is available only to licensees and Arm partners with an NDA agreement.

## 10.8.2 TCM transactions

TCM regions are implicitly Normal, Non-shareable, Non-cacheable memory.

For TCM memory regions, the Cortex®-M55 processor:

- Ignores the *Memory Protection Unit* (MPU) memory type attributes that software assigns. The MPU protection settings are always considered.
- Initiates Speculative reads. You must not assume that the scope of this speculation is fixed, or that it can be definitively specified. For example, speculation might occur:
  - For instruction prefetching, depending on the recent execution stream.
  - For data reads that are performed before the Security or MPU protection settings are evaluated. Although the access might be performed speculatively, an abort is subsequently raised if required by the Security or MPU protection settings.
  - For data reads in branch shadows.
- Buffers data on writes. Read transactions always hazard against outstanding buffered write transactions to the same address. Writes transactions are never Speculative.

This behavior makes TCMs unsuitable for peripherals or any memory that has implications for read transactions. Devices of this type must be integrated on the *Peripheral AHB* (P-AHB) or *Manager-AXI* (M-AXI) interfaces. These interfaces support the Device memory type. Additionally, the following accesses are performed on the M-AXI interface instead of the TCM interfaces:

- Accesses to TCM regions when the relevant TCM is disabled.
- Accesses to the Code and SRAM regions above the TCM size limit, regardless of the TCM enable.

For code portability to other Arm processors or systems, Arm recommends that TCM regions are always defined as Normal, Non-shareable memory in the MPU.

This is consistent with the default memory map attributes which apply when the MPU is either disabled or not implemented.

## 10.8.3 Booting from TCM

The Cortex®-M55 processor provides support for booting from volatile TCM memory that must be initialized at reset.

The TCMs can be enabled out of reset without software programming. When the CPUWAIT signal that stalls the core is HIGH out of reset, it prevents the processor from executing any software at the reset vector. This allows the TCMs to be loaded by the system before the processor performs any TCM accesses. When the TCM loading sequence is complete, this signal can be deasserted to allow the processor to boot up. The *Subordinate AHB* (S-AHB) *Direct Memory Access* (DMA) interface is functional when the CPUWAIT signal that stalls the core is asserted out of reset and can therefore service transactions that the system initiates to load the TCMs. This avoids the need for external hardware on the TCM interface for boot-time initialization.



Asserting CPUWAIT prevents the processor from reading the stack pointer (SP) or initial program counter (PC) from the reset vector. Therefore, it is safe to load the vector table, code, and data into the TCM. Alternatively, the external input signals INITSVTOR and INITNSVTOR can be used to set the vector table address in non-volatile memory.

When ECC is enabled, before performing a byte, halfword, or unaligned word write to a TCM location which causes an RMW, you must initialize the location first by performing an aligned word or doubleword write to the location. Arm recommends that all TCM locations are initialized in this manner by boot code.

## 10.8.4 Integration with flash memory

The Cortex®-M55 processor can support the use of flash memory connected to *Tightly Coupled Memory* (TCM). The *Instruction Tightly Coupled Memory* (ITCM) interface is most suitable for this arrangement.

The system must take into account the fetch bandwidth requirements for efficient code execution by the processor. The processor can consume up to 32 bits of instruction data per cycle using both 32-bit Thumb and 16-bit Thumb instructions, because the 16-bit Thumb instructions can be dualissued. The overall bandwidth is specific to your application but for general-purpose products, it must be assumed that 32 bits per cycle might be required. The instruction memory system needs to sustain this for maximum performance. Arm recommends that if flash memory is integrated on the ITCM, some system cache or Flash accelerator is used to meet these fetch bandwidth requirements.

Alternatively, flash memory can be integrated on the *Manager AXI* (M-AXI) and the processor can be configured to include an L1 instruction cache.

## 10.8.5 System access to TCM through the S-AHB DMA interface

The 64-bit Subordinate-AHB (S-AHB) interface provides system access to the *Tightly Coupled Memory* (TCM) even when the Cortex®-M55 processor is running.

Typically, this feature is used with a *Direct Memory Access* (DMA) controller to transfer data to and from the processor for compute applications. Arbitration between processor access from software and S-AHB requests to TCM is fully supported with no requirement for external TCM interface logic. For more information on this arbitration logic, see 10.6.3 S-AHB interface arbitration on page 190.

There is no hardware support for concurrency control between software and S-AHB access to TCM. Particularly, software exclusive accesses to TCM are only subject to the internal exclusive monitor which does not take S-AHB accesses into consideration. This implies that the system must not perform S-AHB accesses to any regions of TCM memory that are used with software exclusive accesses. However, it is possible in software to share data coherently between the executing thread

and the S-AHB interface. The processor makes the following hardware guarantees to share data coherently:

- Appropriate writes to the TCM by software and S-AHB are never repeated. Store double instructions, floating-point store multiple instructions storing double-precision values, *M-profile Vector Extension* (MVE) stores, and unaligned single stores can be repeated on exception return. Therefore, these transactions are exempt from this guarantee and unsuitable for software synchronization. The processor guarantees that no single-copy-atomic access is repeated.
- Software and S-AHB writes to the TCM have a single point of serialization which is the TCM Control Unit (TCU). This means that when a write is observable by one manager, it is guaranteed to be observable by the other.
- When a write on the S-AHB interface is accepted, the processor assumes responsibility for the coherent observation of that data. Any read by any manager interface that is initiated after the S-AHB write completed returns the updated data.



- TCMs are implicitly Normal memory, therefore, write buffering is permitted.
- All TCU buffers are drained before the processor enters a low-power sleep state.

The following table shows an example software sequence for message passing between coherent components in a system.

Table 10-8: Example software sequence for message passing between coherent components in a system

Data generator	Data consumer
STR <data></data>	LDR <valid></valid>
STL <valid> : Store-release</valid>	LOOP until <valid> set</valid>
	LDA <data> : Load acquire</data>

The S-AHB interface always performs writes in-order, and therefore, it does not need a barrier when generating data into the TCM.

Interrupt-based synchronization is also possible in the Cortex®-M55 processor when the S-AHB is the data generator. In this model, an interrupt is generated when the last data transfer completes on the external interface. The first instruction in the *Interrupt Service Routine* (ISR) is guaranteed to observe any data items that are stored before or on this transfer. In this case, the completion of the last S-AHB access is used to indicate global observability instead of performing a software read of the location and waiting until it has been updated.

For more information on the S-AHB interface, see 10.6 S-AHB interface on page 186.

## 10.9 Instruction and data cache

The Cortex®-M55 processor supports optional, internal L1 Harvard caches for high performance operation using on-chip or external memory.

Only the *Manager-AXI* (M-AXI) interface accesses can be cached. TCM and *Peripheral AHB* (P-AHB) interface transactions or accesses cannot be cached.

To enable software to appropriately deal with different levels of cache, the cache maintenance operations can perform up to the following points:

## Point of Unification (PoU)

This is the point at which the instruction and data caches can see the same copy of a memory location. For the Cortex®-M55 processor:

- When either an L1 data cache or an instruction cache is included, the PoU is always at the system level, therefore, cache maintenance operations by address always act on the L1 cache. This is indicated by CLIDR.LoUU and CLIDR.LoUIS bitfields. This implies that the data and instruction cache accesses are unified at the system level.
- When the data cache and instruction cache are excluded, the CLIDR.LoUU and CLIDR.LoUIS bits are 0b000.

## Point of Coherency (PoC)

This is the point at which all components that can access memory can see the same copy of a memory location. For the Cortex®-M55 processor:

- When either an L1 data cache or instruction cache is included, the PoC is always at the system level, therefore, cache maintenance operations by address always act on the L1 cache. This is indicated by CLIDR.LoC bit field. This implies that data accesses are coherent at the system level or beyond the system level.
- When the L1 data cache and instruction cache are excluded, the CLIDR.LoC bit is 0b000.

For more information on the CLIDR register, see 5.6.1 CLIDR, Cache Level ID Register on page 66. Each cache can be independently configured within the following range:

- 4KB
- 8KB
- 16KB
- 32KB
- 64KB

Both the L1 instruction cache and data caches store the valid bits for each cache line in RAM. The Cortex®-M55 processor provides a hardware mechanism to invalidate the cache at reset. This mechanism can be disabled to maintain valid cache state across reset, for example, where the RAM supports data retention and the processor logic is reset after powerup.

The automatic invalidation sequence can take a large number of cycles and executes independently of the instructions that are running on the processor. While the automatic invalidation sequence

is in progress, any cache maintenance operation is treated as a NOP and instructions and data accesses do not look up in the cache. A DSB instruction waits for all automatic cache invalidate sequences to complete.

Software can also be used to perform a complete invalidation before enabling the data cache on reset. The L1 instruction cache can be invalidated by a single instruction but the L1 data cache needs a loop iterating through all entries.

The architecture specifies the cache maintenance operations which can be used by software. The Cortex®-M55 processor includes memory-mapped registers that allow software to examine the content of the cache tag and data RAMs directly. This can be used for profiling or debugging the cache content. See 5.12 Direct cache access registers on page 78 for more information. The Direct Cache Access registers are only accessible in Secure state. Therefore, there is no requirement to restrict cache readability. The processor supports direct access to the cache RAM, therefore, access to the L1 instruction cache must also be restricted. This can be achieved by asserting the external input signal LOCKDCAIC. For more information on LOCKDCAIC, see C.28 Miscellaneous signals on page 388.

Dirty data must be written back to external memory before the processor and RAM are powered down because the L1 data cache supports write-back operation.

All cache RAMs are standard single-ported RAMs and can be generated using standard RAM compilers.

## 10.9.1 L1 data cache

The Cortex®-M55 processor L1 data cache has the following features:

- It is a four-way set-associative cache.
- It has a cache line size of 32 bytes.
- It supports the following inner memory attributes and allocation hints for Non-shareable memory:
  - Write-Back and Write-Through Cacheable.
  - Read-Allocate and No Read-Allocate.
  - Write-Allocate and No Write-Allocate.
  - Transient and Non-transient. Clean cache lines that are associated with Transient memory are prioritized for eviction over lines that are associated with Non-transient memory.

Allocation into the L1 data cache depends on inner memory attributes only.

- The outer and inner memory attributes are exported on the *Manager AXI* (M-AXI) interface to support further system-level caching.
- The Shareability attribute forces the region to be treated as Non-cacheable, regardless of the inner memory attributes. This enables maintaining coherency at the system-level.

Software or a debugger might use the direct cache access registers to read the contents of RAM arrays. The data cache is logically organized into two sets of RAM arrays. The dimensions of these RAM arrays vary with the cache size and the inclusion of *Error Correcting Code* (ECC) logic.

Table 10-9: Data cache RAM organization

Array	Number of cache instances	Data stored	Write granularity	Array widt ECC (bits)	h excluding	Array widt ECC (bits)	h including	Array dept entries)	h (number of
				4KB	64KB	4KB	64KB	4KB	64KB
Tag	4	Tag, valid, line status	RAM word	26	22	33	29	32	512
Data	8	Data	Byte	32	32	39	39	128	2048

## 10.9.1.1 No Write-Allocate mode

When a memory region is marked as Cacheable Write-Allocate, it normally allocates a cache line on a write miss. However, there are some situations where allocating on writes is undesirable, such as executing the C standard library memset () function to clear a large block of memory to a known value.

Writing large blocks of data like this can pollute the cache with unnecessary data. It can also waste power and performance if a linefill must be performed only to discard the linefill data because the entire line was subsequently written by the memset().

To prevent this, the Cortex®-M55 data cache includes logic to automatically disable data cache allocation on a write miss when streaming behavior is detected. When in this mode, writes are buffered and then written directly out to the external system through the *Manager-AXI* (M-AXI) interface even if they are cacheable.

No Write-Allocate mode is enabled when the data cache detects that three consecutive linefills have been overwritten by write data before being allocated to the cache. When enabled, the processor remains in No Write-Allocate mode until either:

- A linefill is allocated where a store has not overwritten a read from the M-AXI interface.
- A linefill is started on an address which hazards on a buffered write or an outstanding write to the M-AXI interface, indicating that it is unlikely to be related to the write data stream.

No Write-Allocate mode can be disabled by setting the ACTLR.DISNWAMODE to 1.

For more information on ACTLR, see 5.9 ACTLR, Auxiliary Control Register on page 71.

### 10.9.2 L1 instruction cache

The Cortex®-M55 processor L1 instruction cache has the following features.

- It is a two-way set-associative cache.
- It has a cache line size of 32 bytes.

- It does not allow writes to be performed, except for allocations.
- It only supports Read-Allocate for Inner Cacheable memory. Write-Allocate, Write-Back, Write-Through, and Transient attribute hints are ignored. Allocation into the L1 data cache depends on inner memory attributes only.
- Outer and inner memory attributes are exported on the *Manager-AXI* (M-AXI) interface to support further system-level caching.
- The Shareability attribute is ignored for instruction side accesses.
- The Inner Cacheability attributes are always respected.

Debug accesses from the *Debug AHB* (D-AHB) subordinate interface on the processor cannot read information from the instruction cache.

Software or a debugger must use the direct cache access registers to read the contents of RAM arrays. The instruction cache is logically organized into two sets of RAM arrays. The dimensions of these RAM arrays vary with the cache size and the inclusion of *Error Correcting Code* (ECC) logic.

Table 10-10: Instruction cache RAM organization

Array	Number of cache instances	Data stored	Write granularity	Array width ECC (bits)	_	Array widtl ECC (bits)	n including	Array deptl entries)	h (number of
				4KB	64KB	4KB	64KB	4KB	64KB
Tag	2	Tag and valid	RAM word	22	18	28	24	64	1024
Data	2	Instructions	RAM word	32	32	38	38	512	8192

## 10.9.3 Cache maintenance operations

All cache maintenance operations are performed through word stores to the *Private Peripheral Bus* (PPB) space using the relevant PPB architectural registers.

The following table lists the cache maintenance operations that are associated with the relevant cache type.

Table 10-11: Cache maintenance operations

Operation	L1 cache type	Register
Invalidate all	Instruction cache	ICIALLU
Invalidate by address	Instruction cache and data cache	ICIMVAU, DCIMVAC
Invalidate by set/way	Data cache only	DCISW
Clean by address	Data cache only	DCCMVAU, DCCMVAC
Clean by set/way	Data cache only	DCCSW
Clean and invalidate by address	Data cache only	DCCIMVAC
Clean and invalidate by set/way	Data cache only	DCCISW

Cache maintenance operations require software to use barriers carefully to guarantee intended operation:

- A DMB instruction is required to guarantee that a cache maintenance operation does not affect previous memory accesses.
- A DSB instruction is required to guarantee completion of all outstanding cache maintenance operations and to guarantee that outstanding cache maintenance operations do not affect any subsequent memory accesses.
- An ISB instruction is required to guarantee that the effects of all completed cache maintenance operations are visible to subsequent instruction fetches.

For more information on these barrier instructions, see the Arm®v8-M Architecture Reference Manual.

Cache maintenance is required when changing security attribution of an address by either reprogramming the *Security Attribution Unit* (SAU) or changing the external *Implementation Defined Attribution Unit* (IDAU) mappings.

Cache maintenance operations are supported in both Secure and Non-secure state. Software operating in Non-secure state cannot change secure data. Therefore, the behavior of some operations in Non-secure state is:

- Data Cache Line Invalidate by Set/Way (DCISW) is promoted to Data Cache Line Clean and Invalidate by Set/Way (DCCISW)
- Data Cache Line Invalidate by Address to *Point of Coherency* (PoC) (DCIMVAC) and Data Cache Line Invalidate to *Point of Unification* (PoU) are both promoted to Clean and Invalidate the data cache line which includes the selected address.

The Non-secure invalidate operations are only promoted if the processor is configured with the Secure extension.

There are no data cache maintenance operations that operate on the entire cache. However, the processor provides a mechanism to automatically invalidate the cache at reset to initialize the structure before use.

Software can implement operations across the entire data cache by using the set/way operations to iterate across all the sets and ways of the cache.

For more information on cache maintenance operations, see the Arm®v8-M Architecture Reference Manual.

#### 10.9.4 Automatic cache invalidation at reset

If the L1 caches move from an unpowered to a powered state, the caches are automatically invalidated. Automatic invalidation is also initiated when the RAM power domain is powered up when the core power domain is already active. For example, if the cache is re-enabled after it was shutdown to save power when not in use.

A small counter starts at the bottom of the caches and invalidates one line at a time. Until the automatic invalidation completes, any cache maintenance operation is treated as a NOP, no cache

lookup or allocate is performed, and all data accesses to Normal Cacheable memory are effectively treated as Non-cacheable.

The automatic invalidation does not occur on transition to, or from, a cache retention state when controlled by the P-Channel interface. Automatic cache invalidation at reset can be disabled through the INITL1RSTDIS top-level input signal. Tying INITL1RSTDIS to 1, allows cache state to be maintained across reset. This can be used when the processor integration does not support power control using the P-Channel interface and the cache RAM supports state retention.

The invalidation sequence executes independently of the instructions running on the processor and is significantly more efficient that the equivalent software sequence. The instruction and data cache are invalidated in parallel with all cache ways invalidated simultaneously (two instruction cache lines and four data cache lines per cycle).



- While the automatic invalidation sequence is in progress, any cache maintenance operation is treated as a NOP and instruction and data accesses do not look up in the cache.
- If a DSB instruction is executed while the automatic invalidation sequence is in progress the instruction stalls the processor until the sequence is completed. The DSB can be interrupted if an exception of sufficient priority is pended and the automatic invalidation sequence continues. For more information on the instruction, see the Arm®v8-M Architecture Reference Manual.

The L1 data cache supports write-back operation. Therefore, dirty data must be written back to external memory before the processor and RAM are powered down. The processor provides register fields MSCR.DCACTIVE and MSCR.DCCLEAN to carry out this procedure.

For more information on MSCR, see 5.14 MSCR, Memory System Control Register on page 90.

## 10.9.5 Cache coherency

The Cortex®-M55 processor does not support hardware coherency for the L1 instruction and data caches. Coherency can only be maintained at the system level.

The following table summarizes the cache coherency usage models that the L1 data cache supports. The L1 instruction cache always follows the programmed Cacheability attributes and it is unaffected by the Shareable attribute that is defined in MPU\_RBAR.SH for the MPU region that is associated with an address. For more information on MPU\_RBAR, see the Arm®v8-M Architecture Reference Manual.

Further levels of caches are also supported.

For more information on further levels of caches, see 10.9.7 System cache support on page 204.

Table 10-12: Coherency usage models available on the Cortex®-M55 processor

MPU_RBAR.SH	Scenario description for L1 data cache		
0b10,0b11	All shareable locations are treated as inner Non-cacheable.		
	Programmed inner Cacheability attributes are ignored.		
	The L1 data cache is transparent to software for these locations. Therefore, no software maintenance is required to maintain coherency.		
0600	Programmed inner Cacheability attributes are considered.		
	Data is not shared with other agents. Therefore, coherency issues do not exist.		



The L1 instruction cache always considers the programmed Cacheability attributes and the Shareability attribute defined in MPU RBAR.SH does not affect it.

## 10.9.6 Accessing the caches

If the Cortex®-M55 processor has been configured to include an instruction or data cache, the CCR and MSCR registers are responsible for controlling access to the caches.

The following register bits are responsible for cache access:

- CCR.DC and CCR.IC are cache enable bits for the data cache and instruction cache respectively. If these bits are set to 0, then cache allocation is not allowed. Loads and stores can lookup and hit in the cache. Cache maintenance operations and direct cache accesses work normally.
- MSCR.DCACTIVE and MSCR.ICACTIVE control cache access for the data cache and instruction
  cache respectively. If these bits are set to 0, then load and stores do not lookup or hit in the
  cache, and cache maintenance operations and direct cache accesses do not access the cache.
  These bits also serve as a hint to the system to indicate that power can be removed from the
  cache.

The following table describes the different cache access scenarios.

Table 10-13: Cache access scenarios

CCR	MSCR	Cache access behavior
CCR.DC and CCR.IC are set to 1	MSCR.DCACTIVE and MSCR.ICACTIVE are set to 1	Normal operating mode. Unless PDCORE goes OFF resulting in PDRAMS going to RET, the caches are powered up and cache accesses can perform allocation and lookup.
CCR.DC and CCR.IC are set to 0	MSCR.DCACTIVE and MSCR.ICACTIVE are set to 1	Cache lookups are allowed, but cache allocation is not permitted. This behavior is used to clean the cache before powering down.
CCR.DC and CCR.IC are set to 0 or 1	MSCR.DCACTIVE and MSCR.ICACTIVE are set to 0	The caches are not being used, and they can be powered down. The CCR.DC and CCR.IC bits are ignored.



- For more information on CCR, see the Arm®v8-M Architecture Reference Manual.
- For more information on MSCR, see 5.14 MSCR, Memory System Control Register on page 90.
- For more information on PDCORE and PDRAMS, see 7.1 Power domains on page 126.

## 10.9.7 System cache support

The following table shows the two optional levels of cache that the architecture implicitly defines.

Table 10-14: System cache levels supported by Arm®v8.1-M and Cortex®-M55

Cache level	Implemented by	Controlled by
L1	Internal processor caches	Inner Cacheability attributes
level (L2)	External L2 cache controller integrated on the <i>Manager</i> AXI (M-AXI) interface.	Outer Cacheability attributes  Note:  The Outer Cacheability attributes are exported, and the L2 cache controller uses the ARCACHE and AWCACHE signals to determine these attributes. For more information on these signals see, C.9 M-AXI interface signals on page 370. The ARINNER and AWINNER signals, which define the Inner Cacheability attributes can be used as hints for the L2 cache controller to optimize allocation or caching policy. The ARINNER and AWINNER signals can be used for debugging and monitoring purposes.

#### 10.9.8 Direct cache access

The Cortex®-M55 processor provides a mechanism to read the embedded RAM that the L1 data and instruction caches use through **IMPLEMENTATION DEFINED** system registers. This functionality is useful to investigate data coherency issues.

There are four direct cache access registers:

- The read registers, DCADCRR and DCAICRR, for the L1 data and instruction cache respectively.
- The location registers, DCADCLR and DCAICLR, for the L1 data and instruction cache respectively.

Direct cache access registers are only accessible from the Secure privileged state, unless the processor core is configured without the Security Extension.



- For more information on DCADCRR and DCAICRR, see 5.12.2 DCAICRR and DCADCRR, Direct Cache Access Read Registers on page 81.
- For more information on DCADCLR and DCAICLR, see 5.12.1 DCAICLR and DCADCLR, Direct Cache Access Location Registers on page 78.

## Reading a cache location

To read a cache location, the following steps must be performed in order:

- 1. The cache location to be read is written to the appropriate location register.
- 2. A read is then performed to the corresponding read register. This returns the data from that cache RAM location.

The location that is specified must be a physical RAM address. The processor translates the cache way into the appropriate RAM bank. The logical cache way and the physical RAM bank can be different because of the internal organization of the cache.

## Example code sequence for reading an instruction cache location

```
DCAICLR EQU 0xE001E214 ; Direct Cache Access Instruction cache Location
Register address
DCAICRR EQU 0xE001E204; Direct Cache Access Instruction cache Read Register
address
MOV R3, 0x0; Start building the value to write into the DCAICLR
               ; Bit[0] == 0b0, to target the tag RAM
LSL RO, #5
ORR R3, R0
              ; Put the cache index into bits[14:5] of DCAICLR
LSL R1, #31
ORR R3, R1
             ; Put the way into bit[31] of DCAICLR
LDR R11, =DCAICLR
STR R3, [R11] ; Write the location into DCAICLR
LDR R11, =DCAICRR
LDR R4, [R11] ; Read DCAICRR, R4 will be updated with the contents of the
 Instruction cache tag
               ; at the supplied index and way
```

## **ECC** errors

Direct accesses ignores all *Error Correcting Code* (ECC) errors and cannot be used to read the ECCs in the RAMs.

#### Accessing a cache location

For details on the encoding of the DCADCRR and DCAICRR registers, see 5.12.2 DCAICRR and DCADCRR, Direct Cache Access Read Registers on page 81.

When the data RAM is specified in either the DCADCLR[0] or DCAICLR[0], the data offset field determines the word that is read which is in DCAxCLR[5:1].

When the tag RAM is specified in DACDCLR[0] or DCAICLR[0], the tag encoding that is written to DCADCRR or DCAICRR for the data and instruction cache respectively is shown in the following tables. Unused fields in the data register are written as zero.

Table 10-15: DCADCRR data format for data cache tag RAM reads

Cache size	Status bits	Valid bit	Tag bits
4KB	[25:23]	[22]	[21:0]
8KB	[25:23]	[22]	[21:1]
16KB	[25:23]	[22]	[21:2]

Cache size	Status bits	Valid bit	Tag bits
32KB	[25:23]	[22]	[21:3]
64KB	[25:23]	[22]	[21:4]

Table 10-16: DCAICRR data format for instruction cache tag RAM reads

Cache size	Valid bit	Tag bits
4KB	[21]	[20:0]
8KB	[21]	[20:1]
16KB	[21]	[20:2]
32KB	[21]	[20:3]
64KB	[21]	[20:4]

The STATUS bits in the data cache tag RAM contain information regarding:

- The clean/dirty status.
- Arm®v8.1-M transient attribute for a valid cache line.
- Outer attributes for a valid cache line.

For more information on the STATUS bits, see 5.12.2 DCAICRR and DCADCRR, Direct Cache Access Read Registers on page 81.

The following table describes the information that is stored in a state-dependent format.

Table 10-17: Data cache tag RAM status encoding

Status encoding	Line Clean/Dirty	Line Transient	Outer attributes
0b000	Clean	Yes	UNKNOWN
0b001	Clean	No	UNKNOWN
0b010	Dirty	No	Non-cacheable
0b011	Dirty	No	Write-Back, Write-Allocate
0b100	Dirty	No	Write-Back, No Write-Allocate
0b101	Dirty	No	Write-Through, Write-Allocate
0b110	Dirty	No	Write-Through, No Write-Allocate

0b111 is reserved.



- Outer attributes are only valid for lines allocated to Inner write-back memory regions when they are made dirty by a write.
- Only clean lines can be distinguished as transient. When a line has been written as dirty, it is evicted from the cache by a subsequent line-fill with the same priority as other non-transient lines.

## 10.10 Store buffer

The memory system includes a *Store Buffer* (STB) to hold data before it is written to the cache RAMs or passed to the *Manager-AXI* (M-AXI) interface. All store instructions to Normal memory regions that are not the *Tightly Coupled Memory* (TCM), *Private Peripheral Bus* (PPB), or *Peripheral-AHB* (P-AHB) interface must pass through the STB.

The STB has five identical slots which hold the address, up to 64 bits of data, and other attributes of store transactions.

## 10.10.1 Store buffer merging

The STore Buffer (STB) has merging capabilities. If a previous write access has updated an entry, other write accesses on the same doubleword can merge into this entry. Merging is only possible for stores to Normal memory.

Merging is not possible if:

- The access is to Device memory.
- The first access leaves the STB, either on the AXI or to the cache, before the second access reaches the STB.
- There is an attribute or security mismatch.
- Fither access is a Store-Exclusive.
- The second access is a Store-Release.

#### 10.10.2 Store buffer behavior

The Store Buffer (STB) directs cacheable write requests to the cache controller and Manager-AXI (M-AXI) interface blocks.

## Cache controller for cacheable write hits

The store buffer sends a cache lookup to check that the cache hits in the specified line, and if so, the store buffer merges its data into the cache when the entry is drained.

#### M-AXI interface

For Non-cacheable, and Cacheable No Write-Allocate stores that miss in the L1 data cache, a write access is performed on the M-AXI interface.

For Cacheable Write-Allocate stores that miss in the data cache, a linefill is started using either of the two linefill buffers. The store data is sent to the linefill buffer first, and then the AXI data is merged.

## 10.10.3 Store buffer ordering

The STore Buffer (STB) has ordering capabilities and must maintain ordering between some stores.

The STB ordering is compulsory for the following stores:

- All Device stores must occur in order with respect to other Device accesses.
- Stores after a load-acquire must occur after the load-acquire.
- Stores before a store-release must occur before the store-release.

## 10.10.4 Store buffer draining

The STore Buffer (STB) is drained of all stores to Device memory before a load is performed from Device memory.

Slots that are Non-mergeable drain quickly because there is no benefit in being present in the STB. Mergeable slots might wait for future stores to merge into them and reduce the number of cache writes required.

A store buffer entry is drained if:


- There is a cache maintenance operation pending.
- There is a store that cannot enter the STB because of the current contents of the STB.
- There is a DSB, DMB, ESB, WFI, or WFE instruction.
- There are debug events.

## 10.11 Internal local exclusive access monitor

The Cortex®-M55 processor implements an internal local exclusive access monitor that does not tag addresses. This implies that the reservation granule is the entire memory.

The following figure shows the operation of the internal local exclusive monitor, including all **IMPLEMENTATION DEFINED** options.

Figure 10-2: Operation of internal exclusive access monitor



• LoadExcl are exclusive load instructions to addresses associated with the *Tightly Coupled Memory* (TCM), *Manager AXI* (M-AXI), and *Peripheral AHB* (P-AHB) interfaces which are either Non-shareable or Shareable when the system supports a global exclusive monitor.

- Exclusive Load instructions which access addresses in the *Private Peripheral Bus* (PPB) region, including the *Internal Private Peripheral Bus* (IPPB) registers and the *External Private Peripheral Bus* (EPPB) interface do not update the internal exclusive monitor.
- Exclusive Load instructions do not update the internal exclusive monitor if these instructions are in Shareable memory addresses associated with the M-AXI and P-AHB interfaces where a global exclusive monitor is not supported.
- Exclusive Store instructions (StoreExcl) always clear the internal exclusive monitor.
- Subordinate AHB (S-AHB) accesses to TCM do not affect the internal local exclusive access monitor. There is no hardware support for concurrency control between software and S-AHB to TCM.
- Memory Built-In Self Test (MBIST) and Debug AHB (D-AHB) accesses do not affect the internal local exclusive access monitor.
- Exception entry and return are architecturally defined to clear the local exclusive access monitor.

## 10.12 M-AXI and P-AHB interaction with the global exclusive monitor

The Manager AXI (M-AXI) and Peripheral AHB (P-AHB) interfaces support systems that include a global exclusive monitor by using the interface signals that conform to the AMBA® 5 AXI and AMBA® 5 AHB protocols respectively.

Accesses associated with load and store exclusive instructions are only handled as exclusive on the M-AXI and P-AHB interfaces if they are either of the following:

- Device memory.
- Normal memory marked as Shareable in the associated Memory Protection Unit (MPU) region.

Exclusive accesses to Normal Shareable memory are always treated as Shareable Non-cacheable by the processor.

Only the internal exclusive access monitor handles accesses to Non-shareable memory.

If an Exclusive read access is carried out to a region that does not support a global exclusive monitor, the subordinate must respond in either of the following ways:

- An OKAY response for AXI.
- The HEXOKAYP response must be deasserted for P-AHB.

These responses do not result in the processor taking an exception, but they do ensure that the STREX does not pass. This kind of livelock behavior can be trapped using a Watchdog unit.



The default memory map includes only Non-shareable Normal memory regions. Therefore, Cortex®-M55 processor configurations without an MPU can only generate external exclusive load and store operations from Device memory in either the Peripheral region, External Device region or Vendor\_SYS region. For more information on the memory map, see 8.1 Memory map on page 143

## 10.13 MBIST

The Cortex®-M55 processor supports two Memory Built-In Self-Test (MBIST) use models.

#### **Production MBIST**

This allows memory testing during manufacture. This use model requires that a production MBIST controller is inserted into the processor and connected to the internal MBIST interface. This can be automatically carried out by EDA tools using configuration information that is delivered with the processor.

#### **On-line MBIST**

On-line MBIST allows memory and *Error Correcting Code* (ECC) logic testing during functional operation. The optional *Programmable MBIST Controller* (PMC-100) supports on-line MBIST and is integrated into the processor. This use model can be used to support fault detection and analysis as a part of a functional safety environment.

The Cortex®-M55 processor supports direct access to the embedded RAM associated with the L1 Instruction and Data cache and the TCM while the processor is operational. This feature, called On-line MBIST operation, can be used to test the ECC logic and maintain the RAM during runtime with minimum impact on the performance of software. Typically uses of on-line MBIST include:

- Analysis of Errors including categorization into transient (soft) or permanent (hard) errors
- Memory Scrubbing correcting errors in the RAM to prevent accumulation and to reduce the probability of escalation to uncorrectable errors
- Error injection for testing of error management software. On-line MBIST is managed by a dedicated component embedded in the Cortex®-M55 processor, the PMC-100.

The PMC-100 is configured at implementation by setting the Verilog parameter PMC. The component is programmed through memory mapped registers in the *Private Peripheral Bus* (PPB) region of the memory map based at address 0xE0046000. The PMC-100 contains CoreSight ID registers and will be listed in the processor ROM table when configured. If the Cortex®-M55 processor is configured with the Arm®v8.1-M Security extension the PMC-100 can only be programmed by software running in Secure privileged state, or by the debugger when Secure debug is enabled in the system. All accesses to PMC-100 registers from Non-secure state will be treated as RAZ/WI and all unprivileged accesses will raise a BusFault exception. The processor also supports direct access to the PMC-100 from an external agent in the system through an AMBA APB4 subordinate interface. Access to the PMC-100 on this interface is only permitted for requests marked as secure and privileged

in PMCPPROT. The PMC-100 is an optional processor component delivered as part of the  $Cortex^{\$}$ -M55 Safety Package.



The Cortex®-M55 processor does not support an external MBIST interface.

# 11. Reliability, Availability, and Serviceability Extension support

This chapter describes the *Reliability*, *Availability*, *and Serviceability* (RAS) features implemented in the Cortex®-M55 processor.

## 11.1 Cortex®-M55 processor implementation of RAS

The Cortex®-M55 processor implements the Arm®v8.1-M *Reliability, Availability, and Serviceability* (RAS) features to ensure correct operation in environments where functional safety and high-availability are critical. The RAS Extension is always included in the Cortex®-M55 processor, however most of the features are only supported when *Error Correcting Code* (ECC) is configured and enabled.

The Cortex®-M55 processor standardizes the software interface for fault detection and analysis by supporting the RAS Extension. The RAS features supported are *Error Correcting Code* (ECC) for the L1 instruction cache and data cache, and TCMs.

Errors are reported to the system through:

- Output signals on the processor. For more signal information, see C.29 Error interface signals on page 391.
- Error bank registers which can be used to mitigate hard errors that cannot be corrected by writing back to the RAM. For more information, see 5.13 Error bank registers on page 84.
- The architectural registers that are defined by the RAS Extension. For more information, see
   11.6 RAS Extension registers on page 226

#### Supported RAS architectural features

The RAS architecture contains:

- An Error Synchronization Barrier (ESB) instruction.
- An implicit ESB operation that is inserted after exception entry, exception return, and lazy stacking. This feature is enabled by setting AIRCR.IESB. For more information on AIRCR, see the Arm®v8-M Architecture Reference Manual.
- Two ID registers, ERRDEVID and ID\_PFRO. For more information on these registers, see the Arm®v8-M Architecture Reference Manual.
- A fault status register, RFSR, that is dedicated to RAS events. For more information on:
  - RAS events, see 11.1.1 Cortex-M55 RAS events on page 213.
  - RFSR, see 11.6.7 RFSR, RAS Fault Status Register on page 235.
- A summary register indicating the nodes that have detected RAS events, ERRGSR. For more
  information on this register, see 11.6.5 ERRGSRO, RAS Fault Group Status Register on page
  233. A node is a unit that can detect RAS events, and for Cortex®-M55, a node is the entire

processor. Therefore, all RAS events are logged in the same location and the processor supports a single error record.

• Each node has one set of Error Record Registers that can store information about the last RAS event that the node has detected.

The RAS Error Record Registers are independent of the Error Bank Registers, although they have some common behavior. Either or both of the register types can be used by system software that is handling errors. However, for compatibility across other devices and systems that implement the RAS Extension, the RAS programmers' model must be considered. The RAS Error Record Registers are described in 11.6 RAS Extension registers on page 226 and the Error Bank Registers are described in 5.13 Error bank registers on page 84.



For a complete description of RAS error types and the information on RAS errors that are produced at the node, see the Arm® Reliability, Availability, and Serviceability (RAS) Specification.

## 11.1.1 Cortex®-M55 RAS events

The Reliability, Availability, and Serviceability (RAS) Extension provides a standard model for recording and reporting errors which might occur during the operation of a system.

In the Cortex®-M55 processor, the following are considered as RAS events:

- L1 instruction cache Error Correcting Code (ECC) errors.
- L1 data cache ECC errors.
- TCM ECC errors.



For more information on how these RAS events are detected and handled in the Cortex®-M55 processor, see 11.2 ECC memory protection behavior on page 213 to get an overview on how instruction cache, data cache, and TCM ECC errors are handled.

## 11.2 ECC memory protection behavior

Error Correcting Code (ECC) memory protection is optional. At implementation, you can configure the Cortex®-M55 processor to include ECC or not using the Verilog parameter, Ecc. At Cold reset, if the Cortex®-M55 processor is configured with ECC, you can control whether ECC is enabled or not using the static configuration signal INITECCEN. INITECCEN must only be changed when the processor is powered down and in Cold or Warm reset.

ECC memory protection includes the following protection features:

• Data protection

- Address decoder protection
- White noise protection, which involves protection against faults in the RAM that might also result in no entry being selected and therefore, resulting in reading either all zeros or all ones.

## 11.2.1 ECC schemes and error type terminology

The Cortex®-M55 processor supports two Error Correcting Code (ECC) schemes to detect errors.

#### **ECC** schemes

#### **SECDED**

Single Error Correct Double Error Detect (SECDED) is used on the L1 data cache and TCM RAMs. The SECDED scheme also provides information on how to correct the error.

#### **DED**

Double Error Detect (DED) is used on the L1 instruction cache RAMs. The DED scheme detects single bit and double bit errors. The instruction cache does not need a correction mechanism or scheme because the contents must always be consistent with external memory. Therefore, the processor automatically invalidates the instruction cache RAM to correct its contents.

In the Cortex®-M55 processor, the ECC schemes can also support detection of some multibit errors where more than two bits are incorrect. Where possible, RAM location information is included in the ECC code to allow fault detection in the RAM address decoder logic.

## Error type terminology

The following error type terminology is used in this manual in the context of ECC:

#### Single-bit error

An error where only one bit of the data or ECC code is incorrect. These errors can usually be corrected.



ECC errors detected in the address field are treated as multi-bit errors, because this indicates that an incorrect location has been read and all of the data is wrong.

#### Multi-bit error

An error in which any one of the following is true:

- More than one bit of data or ECC code is incorrect.
- An error is detected in one or more address bits.
- The RAM read value is all ones or all zeros.

## Corrected error (CE)

An ECC error that is detected by hardware and that hardware can correct. These are:

• Single bit errors, which can be corrected inline by flipping the faulty bit.

• All errors which can be corrected by refetching the data from external memory. This includes all instruction cache errors and all data cache errors when the cache line can be guaranteed to be clean.

For more information on Corrected errors (CEs), see Arm® Reliability, Availability, and Serviceability (RAS) Specification.

#### **Uncorrected error (UE)**

An ECC error that cannot be corrected or deferred. These are multi-bit errors:

- From the TCMs.
- In an L1 dirty data cache data RAM where it is not guaranteed that the cache line is clean. This includes the case where the ECC indicates that the RAM location is incorrect.
- In an L1 dirty data cache tag RAM where it is not guaranteed that the cache is clean. This includes the case where the ECC indicates that the RAM location is incorrect.

For more information on Uncorrected errors (UEs), see Arm<sup>®</sup> Reliability, Availability, and Serviceability (RAS) Specification.

## 11.2.2 Enabling ECC

If configured in the processor, *Error Correcting Code* (ECC) is enabled at reset using the input signal INITECCEN.

For more signal information, see C.29 Error interface signals on page 391. For more information on MSCR, see 5.14 MSCR, Memory System Control Register on page 90.

If ECC is enabled out of reset, the L1 cache must be invalidated before it is enabled to avoid spurious ECC errors being detected because of a mismatch between the data and ECC in the RAM. Automatic instruction and data cache invalidation can be enabled at reset by tying the input signal INITL1RSTDIS LOW. For more signal information, see C.29 Error interface signals on page 391. For more information on automatic cache invalidation, see 10.9.4 Automatic cache invalidation at reset on page 201.

Spurious ECC errors from speculative read and sub-word write requests to uninitialized TCM at start-up can be avoided using MSCR.TECCCHKDIS. Setting this field disables ECC checking, correction and reporting so the memory and error correction code can be safely initialised by software.




Software can determine whether ECC is configured and enabled by reading MSCR.ECCEN. However, software cannot enable ECC.

## 11.2.3 Error detection and processing

The Cortex®-M55 processor core is responsible for error detection and processing. Multiple errors can occur simultaneously, therefore, the processor prioritizes the error processing based on the source.

The following figure shows the prioritization of error processing that occurs in the order of decreasing priority.

Figure 11-1: Error processing prioritization



The errors in the *Data Tightly Coupled Memory* (DTCM) always have higher priority than the errors in the *Instruction Tightly Coupled Memory* (ITCM).

# 11.2.3.1 Error processing in the L1 data and instruction cache

The cache tag and data RAMs are read during various operations that the Cortex®-M55 processor carries out.

The following table lists these operations.

Table 11-1: L1 cache RAM access classes

Access type	RAM block read	Notes
Instruction fetch	Instruction tag and data RAM	Two tag banks and up to two data banks
Load request	Data tag and data RAM	4 tag banks and up to four data banks
Dirty line eviction	Data RAM	Entire line is read in parallel
Store buffer address read	Data tag RAM	Four tag banks
Store buffer data read	Data data RAM	Only used for <i>Read-Modify-Write</i> (RMW). RMW is used when the processor writes a partial word when ECC is enabled. Store operations to a cache line, which are less that 64 bits of data must read the data RAM to construct the ECC to write back. This is based on the combination of the current and new data. This read operation can result in an error being detected in the data RAM.
Data cache maintenance	Tag RAM and data RAM	Tag RAM read for address-based and clean operations.  Data RAM read for clean evictions.

The error processing operations are:

#### Instruction fetch

All *Error Correcting Code* (ECC) errors on instruction fetches are processed by invalidating the tag RAM and refetching the line from external memory.

### Corrected errors in the L1 data cache for load and store operations

Corrected errors (CE) in the L1 data cache that are detected on load, store, and cache maintenance operations are processed by cleaning (if required) and invalidating the location.

For load operations, the data is corrected by replaying, which is refetching and executing the instruction, causing a data cache miss on the invalidated location and reading the correct data from external memory.

Store operations to Write-Allocate memory request a linefill after the error has been processed and then merge the write data into the line as it is allocated to the cache. Store operations to a line in the cache which write less than 64 bits of data must read the data RAM to construct the ECC to write-back, based on a combination of the current and new data. This read operation can result in an error being detected in the data RAM.

### Cache maintenance operations

Data cache maintenance operations which operate on an address read all four tag RAMs to check for a match. Instruction cache maintenance operations which operate on an address

read two tag RAMs to check for a match. Therefore, they can potentially detect multiple errors unrelated to the requested location. The operation automatically cleans and invalidates all detected errors in sequence. Cache maintenance invalidate by set/way location carried out by Non-secure code always reads the tag because it might contain a dirty line associated with a Secure address, and therefore, it must be cleaned to prevent data loss before being invalidated. The behavior of cache maintenance operations in Non-secure state is described in 10.9.3 Cache maintenance operations on page 200.

### Dirty line eviction

In all cases where a line is evicted, the data RAM associated with the entire line is read out of the cache. Any error detected in this read is corrected inline before being written back to the external memory through the *Manager AXI* (M-AXI) interface. If a multi-bit error is detected in the data, the line is marked as poisoned and an imprecise BusFault is raised if MSCR.EVECCFAULT is set.

Multiple errors are processed according to the priority listed in 11.2.3 Error detection and processing on page 215. Errors during load operations are handled by replaying the instruction; therefore, it is possible for errors found in multiple cache ways to not be processed if the original lookup is not repeated. For example, if the replayed load is interrupted.

If data is lost because of a multi-bit ECC error, then an Imprecise BusFault is generated under the following conditions:

- If a data cache eviction is performed, and a multi-bit error is detected in the data RAM and MSCR.EVECCFAULT is set.
- If a data cache line is invalidated because of a multi-bit error detected in the Tag RAM, and MSCR.DCCLEAN is not set.

Although loads do not directly cause BusFaults, they cause ECC maintenance behavior that triggers a BusFault if data is lost. Additionally, if any load sees an ECC error the pipe is flushed, and the load cannot progress until the ECC maintenance has finished. This guarantees that the core does not consume erroneous data until an Imprecise BusFault has been generated.

Although loads do not directly cause BusFaults, they cause ECC maintenance behavior that triggers a BusFault if data is lost. Additionally, if any load sees an ECC error the pipe is stalled, and the load cannot progress until the ECC maintenance has finished. This guarantees that the core does not consume erroneous data until an Imprecise BusFault has been generated.

A multi-bit error on the data cache tag when MSCR.DCCLEAN is asserted is always correctable as the corresponding cache line cannot contain any dirty data.

A multi-bit error on the data cache data when MSCR.EVECCFAULT is deasserted is considered Deferred (DE), because when that line is evicted, it is marked as poisoned. MSCR.EVECCFAULT being deasserted implies that the system supports poisoning.

Any other case of multi-bit errors in the data cache is considered Uncorrected.

# 11.2.3.2 Error processing in the TCMs

Error detection and correction are carried out on each of the individual TCMS, that is, ITCM, D0TCM, D1TCM, D2TCM, and D3TCM. Accesses to each of the interfaces are treated in the following way:

- Correctable errors detected during instruction fetch and load operations result in the read being repeated either by refetching the instruction address or replaying the load instruction. The corrected data is written back to the TCM.
- Correctable errors from read requests on the *Subordinate AHB* (S-AHB) are corrected inline and returned to the system on completion of the transaction.
- Write requests to the TCM with an access size smaller than a complete word or with non-contiguous bytes from S-AHB or M-profile Vector Extension (MVE) operations must carry out a Read-Modify-Write (RMW) sequence to the TCM. Correctable errors detected during the sequence are corrected inline before the complete store word is written back to the TCM. Uncorrectable errors that are detected on the read phase of an RMW sequence cause the write phase to be abandoned, and the address is marked as poisoned in the error bank register. If the location is read again, a precise BusFault is raised.
- When ECC is enabled, an instruction fetch or load operations might raise a precise BusFault exception, if an *Uncorrected error* (UE) is detected.



When ECC is enabled, before performing a byte, halfword, or unaligned word write to a TCM location which causes an RMW, you must initialize the location first by performing an aligned word or doubleword write to the location. Arm recommends that all TCM locations are initialized in this manner by boot code.

# 11.2.4 Error reporting

Error reporting is done using both registers and output signals.

### **Corrected errors**

Corrected errors (CE) are always transparent to program flow. For more information on Corrected errors (CEs), see Arm® Reliability, Availability, and Serviceability (RAS) Specification.

### **Uncorrected errors**

Uncorrected errors (UEs) can result in a precise or imprecise BusFault. If an exception occurs, the source of the error can be determined using the AFSR and RFSR.

An imprecise BusFault is raised when a UE is found in the data cache data RAM during an eviction. If the system supports poisoning, clearing MSCR.EVECCFAULT disables this error. An imprecise BusFault is also raised when a UE is found in the data cache tag RAM and MCSR.DCCLEAN is not set and this type of BusFault cannot be disabled. For more information on Uncorrected errors (UEs), see Arm® Reliability, Availability, and Serviceability (RAS) Specification.

Errors detected on accesses to the TCMs never result in an imprecise BusFault.

### Errors on the L1 instruction cache, L1 data cache, and TCMs

Errors detected in the L1 instruction cache, L1 data cache, and TCMs are reported on the following external error interface output signals:

- DMFV0
- DMFV1
- DMFV2
- DMEL0[2:0]
- DMEL1[2:0]
- DMEI0[25:0]
- DMEI1[25:0]

Up to two errors can be reported on the same cycle. If multiple simultaneous errors occur, the priority scheme for reporting is followed. The reporting priority is described in 11.2.3 Error detection and processing on page 215. If up to two errors occur, the location and error class is indicated in DMELn and DMEIn respectively, and DMEVn is asserted. If more than two errors occur, then only information about the two highest priority errors are reported and DMEV2 is asserted to indicate further information is not available.

For more signal information, see C.29 Error interface signals on page 391.



A particular ECC error might be reported multiple times on the DME bus.

### Error bank registers

The processor includes internal error bank registers which do the following:

- Record the two most recent errors detected.
- Isolate the system from hard errors in the RAM which cannot be corrected by invalidating or overwriting with correct data.

Two error bank registers are included for each source of errors:

- IEBRO and IEBR1 for the L1 instruction cache.
- DEBRO and DEBR1 for the L1 data cache.
- TEBRO, TEBR1, TEBRDATAO, and TEBRDATA1 that are shared across the ITCM and DTCM.

### Error bank behavior

When an error bank contains a valid entry, any errors detected from the associated RAM address are ignored.

#### L1 instruction and data cache

For the L1 instruction and data cache, the RAM addresses are masked on a cache lookup and no longer used for allocating a line on a miss, isolating the processor from any potential hard errors in the RAM which could cause incorrect behavior even if corrected data is written from external memory.

#### **TCMs**

For TCMs, each TCM error bank contains a 32-bit data register TEBRDATAn. When a single-bit TCM fault is detected and the error bank is allocated, the corrected data is written to the data register and the TCM memory. Any subsequent read returns the result directly from TEBRDATAn. Writes to an address associated with a valid TCM Error bank is written to both the TEBRDATAn and the TCM RAM to maintain consistency if the error bank is reallocated or cleared by software. If a multi-bit error is detected on a read from the TCM RAM, the error bank TEBRn.POISON field is set. When this field has been set any subsequent read requests to the TCM which matches the error bank address, it will result in an error. A precise BusFault will be raised for a load request from the processor and HRESP is asserted on a read on the *Subordinate AHB* (S-AHB) interface.

Write accesses from store instructions or S-AHB to TCM that match an error bank register with TEBRn.POISON set do not raise a fault. The TEBRn.POISON field is cleared by an aligned 32-bit write to the address associated with the TCM error bank register. The behavior of the poison feature in the TCM error bank register allows hard multi-bit errors to be patched by software. For example:

- 1. Load from the TCM at an address detects a multi-bit *Error Correcting Code* (ECC) error. TEBRn is allocated, TEBRn.POISON is set, and a fault is raised.
- 2. Patch write data of 32 bits is stored to the TCM at that address. TEBRDATAn and TCM memory are updated and TEBRn.POISON is cleared.
- 3. Subsequent read and write transactions to that address are completed as expected.

If this sequence is applied, the failing TCM RAM entry is isolated and normal execution can continue when the write is applied, even when the error is Hard and so cannot be cleared by a patch directly to the RAM. Between steps 1 and 2, read and write transactions with size less than a word continue to raise a fault because the address has not been patched.

The error bank registers are updated when an ECC error from the associated RAM controller has been processed and remains valid until either a subsequent error is detected and processed, or a direct software write to the bank is carried out to clear the data.

Invalid error banks are always allocated in preference to valid error banks. If both error banks contain valid data new errors are allocated using a round-robin approach. Error banks can be locked from being overwritten by writing to the LOCKED field in the error bank register.

The error bank registers are only cleared on Cold reset and retain their content on system reset.

# 11.2.5 Address decoder protection and white noise protection

The Cortex®-M55 processor includes address decoder protection and white noise protection.

# Address decoder protection

Address decoder protection detects some of the errors that might occur because of a failure in the address decoder in a RAM instance. A fault in a RAM address decoder circuit might result in the wrong RAM entry being selected, which typically contains data and ECC that are self-consistent. Therefore, an ECC error on the data is not generated in this case, but the wrong data is read from the RAM.

### White noise protection

A fault in a RAM might result in no entry being selected, which might result in reading either all zeros or all ones. Protection against such faults is white noise protection.

# 11.3 Flop parity

The Cortex®-M55 processor can be configured to include extra logic to check the integrity of flip-flops in the functional (non-debug) logic in the presence of potential Single Event Upset faults (SEU).


This option can provide additional fault coverage in safety-related applications. The aim of the design is to attain > 90% coverage of SEU faults to meet the requirements for the ISO 26262 ASIL-B Single Point Fault Metric (SPFM).

When included, this option instantiates additional logic to calculate parity for a group of flops that have a common enable term. The parity information is stored in an additional flop. The output of this flop is used to confirm the output of the original group as shown in the following figure. A difference in parity indicates an SEU has occurred on the design flops or on the parity flip-flop itself. The error signals from each set of parity logic are combined into the external output signal DFE. Flop parity is configured at implementation using the Verilog parameter FLOPPARITY.

Table 11-2: Detected parity error from the flip-flop protection logic

DFE[3:0]	Description
[3]	Parity error in the EWIC
[2]	Parity error in the PDCORE domain
[1]	Parity error in the PDEPU domain
[0]	Parity error in the IWIC

Figure 11-2: Parity logic associated with a group of design flops





Flop parity operation requires that all flip-flops in the design are initialized to known values. This is achieved by setting the Verilog parameter RAR to 1 when FLOPPARITY is set to 1.



DCLS and flop parity are mutually exclusive processor options. If the Verilog parameter DCLS is set to 1, then the FLOPPARITY parameter must be set to 0. Likewise, if the FLOPPARITY parameter is set to 1, then the DCLS parameter must be set to 0.

# 11.4 Interface protection behavior

The Cortex®-M55 processor includes parity-based interface protection on the *Manager AXI* (M-AXI), *Peripheral AHB* (P-AHB), *External Private Peripheral Bus* (EPPB) manager interfaces and *Subordinate AHB* (S-AHB), *Debug AHB* (D-AHB), and *PMC-100 APB* (PMC-APB) subordinate interfaces.

This feature is configured at implementation time by setting the configuration parameter BUSPROT. Each interface includes side-channels on the control and data signals providing point-to-point protection between the processor and the interconnect. Odd parity is used to protect signals, with all data and address signals supported on an 8-bit granularity. The interface protection is designed to be used together with other processor and system level features to provide support for safety-related applications.

Interface protection on AXI is a super-set of the data check feature. RDATACHK and WDATACHK are considered part of the interface protection signal group. If interface protection is not configured in the processor, RDATACHK is unused and WDATACHK is tied to 0.

- C.9.1 M-AXI interface protection signals on page 373
- C.11.1 P-AHB interface protection signals on page 376
- C.13.1 EPPB interface protection signals on page 378
- C.10.1 S-AHB interface protection signals on page 375
- C.12 D-AHB interface signals on page 376
- C.31 PMC-100 interface signals on page 393

Parity is only checked for each signal on the interface when the signal is valid.

## Table 11-3: Parity checking conditions

Interface	Parity checking conditions
M-AXI	ACLKEN and AWAKEUP are always checked.
	For each channel (AR, AW, R, W, and B):
	VALID and READY are checked when ACLKEN is HIGH.
	• The remaining signals in each channel (which carry the payload) are checked when the VALID signal for the channel and ACLKEN are both HIGH. When the VALID signal for the channel is HIGH, this indicates that the payload is valid according to the AXI protocol.
P-AHB	HTRANSP and HREADYP are always checked.
	HADDRP, HBURSTP, HWRITEP, HSIZEP, HNONSECP, HEXCLP, HMASTERP, and HPROTP are checked when HTRANSP! =IDLE.
	HWDATAP is checked in data phase for write transfer.
	HRDATAP is checked in data phase for read transfer.
	HRESPP and HEXOKAYP are checked in data phase.
EPPB	PSEL is always checked.
	PADDR, PPROT, PWRITE, PENABLE are checked when PSEL == 1.
	PREADY is checked when PSEL && PENABLE.
	PWDATA and PSTRB are checked when PSEL && PWRITE.
	PRDATA is checked when PSEL && PREADY && !PWRITE.
	PSLVERR is checked when PSEL && PENABLE && PREADY.
S-AHB	HREADY, HREADYOUTS, HTRANSS, HSELS, and SAHBWABORT are always checked.
	HADDRS, HBURSTS, HWRITES, HSIZES, HNONSECS, and HPROTS are checked when HTRANSS != IDLE.
	HWDATAS and HWSTRBS are checked in data phase for write transfer.
	HRDATAS is checked in data phase for read transfer when HREADYOUTS ==1.
	HRESPS is checked in data phase.

Interface	Parity checking conditions							
D-AHB	HTRANSD and HREADYD are always checked.							
	HADDRD, HBURSTD, HWRITED, HSIZED, HNONSECD, and HPROTD are checked when HTRANSD!=IDLE.							
	HWDATAD is checked in data phase for write transfer.							
	HRDATAD is checked in data phase for read transfer.							
	HRESPD is checked in data phase.							
PMC-	PMCPSEL is always checked.							
APB	PMCPADDR, PMCPPROT, PMCPWRITE, PMCPENABLE are checked when PMCPSEL==1.							
	PMCPREADY is checked when PMCPSEL && PMCPENABLE.							
	PMCPWDATA, PMCPSTRB are checked when PMCPSEL && PMCPWRITE.							
	PMCPRDATA is checked when PMCPSEL && PMCPENABLE && PMCPREADY && !PMCPWRITE.							
	PMCPSLVERR is checked when PMCPSEL && PMCPENABLE && PMCPREADY.							

Parity errors detected on the input signals on the interfaces are indicated to the system by a single-cycle pulse on one or more of the processor output signals, DBE. For more signal information, see C.29 Error interface signals on page 391.

Table 11-4: Detected parity error from the interface protection logic

DBE[5:0]	Description
[5]	PMC-100 ABP parity error
[4]	D-AHB parity error
[3]	M-AXI parity error
[2]	S-AHB parity error
[1]	P-AHB parity error
[0]	EPPB parity error

# 11.5 RAS memory barriers

The Reliability, Availability, and Serviceability (RAS) extension supports the Error Synchronization Barrier (ESB) instruction.

When this instruction is executed, all outstanding errors which have been detected but not reported are visible to the software running on the system. In the Cortex®-M55 processor, this instruction behaves in the same way as the *Data Synchronization Barrier* (DSB) instruction. When executed, all outstanding requests in the memory system are completed before the ESB instruction completes and any required BusFault exceptions are raised.

Reliability, Availability, and Serviceability Extension support

The RAS architecture supports another *Error Synchronization Barrier* (ESB) operation, which is implicit, that is, the *Implicit Error Synchronization Barrier* (IESB) operation. This feature is enabled by setting the AIRCR.IESB bit. When enabled, a barrier is inserted after the end of any register stacking or unstacking sequence associated with exception entry, exit, or floating-point register lazy stacking. Execution is halted in the processor until all outstanding transactions, including the stacking sequence have completed and any errors have been reported. The implicit barrier allows software to isolate an error during context switches, with RAS events always being reported in the old context.



Use IESB carefully because waiting for outstanding transactions to complete on exception entry can increase interrupt latency, particularly if an AXI access associated with the interrupted context takes many cycles to complete. The feature is disabled by default, with AIRCR.IESB set to 0 out of reset.

For more information on AIRCR, see the Arm®v8-M Architecture Reference Manual.

# 11.6 RAS Extension registers

The Cortex®-M55 processor implements the *Reliability, Availability, and Serviceability* (RAS) features to ensure correct operation in environments where functional safety and high-availability are critical. The RAS features can be controlled using the RAS Extension registers.

The following table lists the RAS Extension registers.

Table 11-5: RAS Extension registers

Address	Name	Туре	Reset value	Description
0xE0005000	ERRFRO	RO	0x00000101  Note: 0x00000000, if the processor is not configured with Error Correcting Code (ECC).	11.6.1 ERRFRO, RAS Error Record Feature Register on page 227
0xE0005008	ERRCTRLO	-	-	This register is <b>RESO</b> .
0xE0005010	ERRSTATUSO	RW	UNKNOWN	11.6.2 ERRSTATUSO, RAS Error Record Primary Status Register on page 228
0xE0005018	ERRADDRO	RO	UNKNOWN	11.6.3 ERRADDRO and ERRADDR2O, RAS Error Record Address Registers on page 230
0xE000501C	ERRADDR20	RO	UNKNOWN	11.6.3 ERRADDRO and ERRADDR2O, RAS Error Record Address Registers on page 230
0xE0005020	ERRMISC00	-	-	This register is <b>RESO</b> .
0xE0005024	ERRMISC10	RO	UNKNOWN	11.6.4 ERRMISC10, Error Record Miscellaneous Register 10 on page 232
0xE0005028	ERRMISC20	-	-	This register is <b>RESO</b> .
0xE000502C	ERRMISC30	-	-	This register is <b>RESO</b> .
0xE0005030	ERRMISC40	-	-	This register is <b>RESO</b> .
0xE0005034	ERRMISC50	-	-	This register is <b>RESO</b> .

Address	Name	Туре	Reset value	Description
0xE0005038	ERRMISC60	-	-	This register is <b>RESO</b> .
0xE000503C	ERRMISC70	-	-	This register is <b>RESO</b> .
0xE0005E00	ERRGSR0	RO	0x00000000	11.6.5 ERRGSRO, RAS Fault Group Status Register on page 233
0xE0005FC8	ERRDEVID	RO	0x00000001  Note: 0x00000000, if the processor is not configured with ECC.	11.6.6 ERRDEVID, RAS Error Record Device ID Register on page 234
0xE000EF04	RFSR	RW	UNKNOWN	11.6.7 RFSR, RAS Fault Status Register on page 235

# 11.6.1 ERRFRO, RAS Error Record Feature Register

The Reliability, Availability, and Serviceability (RAS) ERRFRO register describes the RAS features that are supported.

# Usage constraints

If the Security Extension is implemented and AIRCR.BFHFNMINS is zero, this register is RAZ/WI from the Non-secure state.

If the processor is not configured with ECC, this register is RAZ/WI.

Unprivileged access results in a BusFault exception.

### Configurations


This register is always implemented.

#### **Attributes**

This register is not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the ERRFRO bit assignments.

Figure 11-3: ERRFRO bit assignments



The following table describes the ERRFRO bit assignments.

Table 11-6: ERRFRO bit assignments

Field	Name	Туре	Description
[31:10]	Reserved	-	RESO

Field	Name	Туре	Description
[9:8]	UE	RO	Enable Uncorrected error (UE) reporting as an external abort.
			<b>0b01</b> External abort response for uncorrected errors enabled.
			This field indicates that uncorrectable errors cause BusFault exceptions.
[7:2]	Reserved	-	RESO
[1:0]	ED	RO	Error reporting and logging.
			<b>0b01</b> Reporting and logging always enabled.
			This field indicates that logging and reporting of errors cannot be disabled.

# 11.6.2 ERRSTATUSO, RAS Error Record Primary Status Register

The Arm®v8.1-M Reliability, Availability, and Serviceability (RAS) ERRSTATUSO register contains information about the Reliability, Availability, and Serviceability (RAS) event that is currently logged in record 0.

# Usage constraints

If the Security Extension is implemented and AIRCR.BFHFNMINS is zero, this register is RAZ/WI from the Non-secure state.

If the processor is not configured with ECC, this register is RAZ/WI.

Unprivileged access results in a BusFault exception.

### Configurations


This register is always implemented.

#### **Attributes**

The register is not banked between Security states. The read/write behavior depends on the individual fields. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the ERRSTATUSO bit assignments.

Figure 11-4: ERRSTATUSO bit assignments



The following table describes the ERRSTATUSO bit assignments.

Table 11-7: ERRSTATUSO bit assignments

Field	Name	Туре	Description
[31]	AV	RW	Address valid.
			0b0 ERRADDRO is not valid. 0b1 ERRADDRO is valid.
			ERRADDRO is valid only if:
			A precise BusFault caused the RAS event.
			A TCM Error Correcting Code (ECC) error caused the RAS event.
			This bit is write-one-to-clear.
[30]	V	RW	Status valid.
			0ь0ERRSTATUSO is not valid.0ь1ERRSTATUSO is valid.
			This field is set to 1 on any RAS event. This bit is write-one-to-clear.
[29]	UE	RW	Uncorrected errors (UEs).
			<b>0b0</b> No uncorrectable errors detected. <b>0b1</b> At least one uncorrectable error is detected.
			This bit is write-one-to-clear.
[28]	ER	RW	Error reported.
			<b>0b0</b> No BusFault caused by RAS event has occurred. <b>0b1</b> BusFault caused by RAS event has occurred.
			This bit is write-one-to-clear.
[27]	OF	RW	Overflow.
			<ul> <li>0b0 At most one RAS event has occurred since the last time ERRSTATUSO.V was cleared.</li> <li>0b1 At least two RAS events have occurred since the last time ERRSTATUS.V was cleared. These events might have occurred at the same time.</li> </ul>
			This bit is write-one-to-clear.
[26]	MV	RW	Miscellaneous registers valid.
			0b0 ERRMISCO is not valid. 0b1 ERRMISCO is valid.
			This field is set to 1 on any RAS event. This bit is write-one-to-clear.

Field	Name	Туре	Description
[25:24]	CE	RW	Corrected errors.
			<b>0b00</b> Corrected errors (CEs) have not been detected. <b>0b10</b> At least one Corrected error (CE) has been detected.
			This bit is write-one-to-clear.
[23]	DE	RW	Deferred errors.
			0b0No errors were deferred.0b1At least one error was deferred.
			This bit is write-one-to-clear.
[22]	POISON	RW	No BusFault due to a load or fetch to TCM that hits a TEBRn with POISON set.  At least one BusFault due to a load or fetch to TCM that hits a TEBRn with POISON set.
[21:20]	UET	RW	Uncorrectable error type.
			<ul> <li>Uncorrectable error, Uncontainable error (UC). This is for any uncorrectable error that caused an asynchronous BusFault</li> <li>Uncorrectable error, Recoverable error (UER). This is for an uncorrectable error that caused a synchronous BusFault</li> </ul>
			These bits are write-one-to-clear (0b11)
[19:8]	Reserved	-	RESO
[7:0]	SERR	RW	Architecturally-defined primary error code.
			<ul> <li>No error.</li> <li>TCM ECC error.</li> <li>D-cache or I-cache data RAM ECC error.</li> <li>D-cache or I-cache tag RAM ECC error.</li> <li>Poison BusFault due to a load or fetch to TCM that hits a TEBRn with POISON set.</li> </ul>
			The Cortex®-M55 processor does not use the other values of this field.

# 11.6.3 ERRADDRO and ERRADDR20, RAS Error Record Address Registers

The Reliability, Availability, and Serviceability (RAS) ERRADDRO and ERRADDR20 registers contain information about the address of the Reliability, Availability, and Serviceability (RAS) event in record 0.

## Usage constraints

If the Security Extension is implemented and AIRCR.BFHFNMINS is zero, this register is RAZ/WI from the Non-secure state.

If the processor is not configured with ECC, this register is RAZ/WI.

Unprivileged access results in a BusFault exception.

This register ignores writes if ERRSTATUSO.AV is set to 1.

## Configurations

These registers are always implemented.

#### **Attributes**

These registers are not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the ERRADDRO bit assignments.

Figure 11-5: ERRADDR0 bit assignments




The following table describes the ERRADDRO bit assignments.

Table 11-8: ERRADDR0 bit assignments

Fie	eld	Name	Type	Description
[31	1:0]	PADDR		Address of the RAS event. This is the address associated with the memory access that observed <i>Error Correcting Code</i> (ECC) error. This field is not valid if ERRADDR20.AI is 0b1.

The following figure shows the ERRADDR20 bit assignments.

Figure 11-6: ERRADDR20 bit assignments



The following table describes the ERRADDR20 bit assignments.

Table 11-9: ERRADDR20 bit assignments

Field	Name	Туре	Description		
[31]	Reserved	-	RES0		
[30]	SI	RO	Security information incorrect.		
			<b>0b1</b> NS	bit is not valid.	
			The security information is never guaranteed to be correct.		

Field	Name	Туре	Description			
[29]	Al	RO	Address incorrect.			
			<ul> <li>0b0 PADDR is valid.</li> <li>0b1 PADDR is not valid.</li> <li>PADDR is valid only if:</li> <li>The RAS event was a precise BusFault.</li> <li>The RAS event was associated with a TCM ECC error.</li> </ul>			
			<b>Note:</b> If software clears ERRSTATUS.AV, then ERRADDR20.AI is set to 0b1 to invalidate the address.			
[28]	Reserved	-	RES1			
[27:0]	Reserved	-	RESO			

# 11.6.4 ERRMISC10, Error Record Miscellaneous Register 10

The ERRMISC10 register is an **IMPLEMENTATION DEFINED** error syndrome register for the event in record 0.

### Usage constraints

If the Security Extension is implemented and AIRCR.BFHFNMINS is zero, this register is RAZ/WI from the Non-secure state.

If the processor is not configured with *Error Correcting Code* (ECC), this register is RAZ/WI. Unprivileged access results in a BusFault exception.

## Configurations

This register is always implemented.

#### **Attributes**

This register is not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the ERRMISC10 bit assignments.

Figure 11-7: ERRMISC10 bit assignments



The following table describes the ERRMISC10 bit assignments.

Table 11-10: ERRMISC10 bit assignments

Field	Name	Туре	Description		
[31:2]	Reserved	-	RESO		
[1:0]	TYPE	RO	Indicates the type of <i>Reliability, Availability, and Serviceability</i> (RAS) event logged.  Ob00 L1 instruction cache ECC. Ob01 L1 data cache ECC. Ob10 TCM ECC found by load or store executed by the processor. Ob11 TCM ECC found by access from <i>Subordinate AHB</i> (S-AHB).		



In the Cortex®-M55 processor, only ERRMISC10 is implemented. ERRMISC00 and ERRMISC20-ERRMISC70 are **RESO**.

# 11.6.5 ERRGSRO, RAS Fault Group Status Register

The ERRGSRO register summarizes the valid error records. The Cortex®-M55 processor only supports one error record, therefore, only one bit of ERRGSR is active.

### Usage constraints

If the Security Extension is implemented and AIRCR.BFHFNMINS is zero, this register is RAZ/WI from the Non-secure state.

If the processor is not configured with *Error Correcting Code* (ECC), this register is RAZ/WI. Unprivileged access results in a BusFault exception.

## Configurations


This register is always implemented.

#### **Attributes**

This register is not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the ERRGSRO bit assignments.

Figure 11-8: ERRGSRO bit assignments



The following table describes the ERRGSRO bit assignments.

Table 11-11: ERRGSRO bit assignments

Field	Name	Туре	Description
[31:1]	Reserved	-	RESO
[O]	ERRO	RO	Error record 0 is valid.

# 11.6.6 ERRDEVID, RAS Error Record Device ID Register

The *Reliability*, *Availability*, *and Serviceability* (RAS) ERRDEVID register contains the number of error records that an implementation supports. The Cortex®-M55 processor supports a single error record with index 0 if *Error Correcting Code* (ECC) is configured or there are no error records.

## **Usage constraints**

Unprivileged access results in a BusFault exception.

This register is accessible through unprivileged *Debug AHB* (D-AHB) debug requests when either DAUTHCTRL\_S.UIDAPEN or DAUTHCTRL\_NS.UIDAPEN is set.

### Configurations


This register is always implemented.

#### **Attributes**

This register is not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the ERRDEVID bit assignments.

Figure 11-9: ERRDEVID bit assignments



The following table describes the ERRDEVID bit assignments.

Table 11-12: ERRDEVID bit assignments

Field	Name	Туре	Description	<b>Description</b>			
[31:16]	Reserved	-	RES0	RESO .			
[15:0]	NUM	RO	Maximum E	Maximum Error Record Index+1			
			0x0001 0x0000	If ECC is configured, then one error record with index 0. If ECC is not configured, then there are no error record registers.			
			Note:	Note:			
			ECC is configured using the Verilog parameter ECC and enabled by driving the input signal INITECCEN to 1.				
			ERRDI	EVID[0] always reads the same value as MSCR.ECCEN.			

# 11.6.7 RFSR, RAS Fault Status Register

The RFSR reports the fault status of *Reliability, Availability, and Serviceability* (RAS) related faults from *Error Correcting Code* (ECC) errors that are detected in the L1 instruction cache, data cache, and TCM.

### Usage constraints

If the Security Extension is implemented and AIRCR.BFHFNMINS is zero, this register is RAZ/WI from Non-secure state.

If the processor is not configured with *Error Correcting Code* (ECC), this register is RAZ/WI. Unprivileged access results in a BusFault exception.

### Configurations


This register is always implemented.

#### **Attributes**

This is register are not banked between Security states. See 5.11 IMPLEMENTATION DEFINED registers summary on page 75 for more information.

The following figure shows the RFSR bit assignments.

Figure 11-10: RFSR bit assignments



The following table describes the RFSR bit assignments.

Table 11-13: RFSR bit assignments

Bit	Name	Туре	Description					
[31]	Valid	RW	ndicates whether the register is valid. This bit is write-one-to-clear and therefore, it is cleared by writing 1. Vrites of zero are ignored.					
[30:16]	IS	RW	MPLEMENTATION-DEFINED syndrome. Indicates the type of RAS exception that has occurred.					
			0x0 L1 instruction cache ECC.					
			L1 data cache ECC.					
			x2 TCM ECC.					
[15:2]	Reserved	-	RESO.					
[1:0]	UET	RW	Error type.					
			Uncontainable error (UC). RAS exception is imprecise. Recoverable error (UER). RAS exception is precise.					
			For more information on error types, see the 11.2.1 ECC schemes and error type terminology on page 214.					

# 12. Nested Vectored Interrupt Controller

This chapter describes the Nested Vectored Interrupt Controller (NVIC).

# 12.1 NVIC features

The Cortex®-M55 processor *Nested Vectored Interrupt Controller* (NVIC) is closely integrated with the core to achieve low-latency interrupt processing.

The NVIC is responsible for:

- Maintaining the current execution priority of the Cortex®-M55 processor.
- Maintaining the pending and active status of all exceptions that are supported.
- Invoking preemption when a pending exception has priority.
- Providing wakeup signals to wakeup the Cortex®-M55 processor from deep sleep mode.
- Providing support to the Internal Wakeup Interrupt Controller (IWIC) and External Wakeup Interrupt Controller (EWIC).
- Providing priority and exception information to other processor components.

The NVIC in the Cortex®-M55 processor allows up to 496 exceptions, of which, 480 can be regular external interrupts.

# 12.2 Registers associated with interrupt control and behavior

Registers associated with interrupt control and interrupt behavior are found in the following categories.

Table 12-1: Interrupt control and behavior registers

Register summary	Registers	Description	
System control block	• ICSR	5.1 System control register summary on	
	AIRCR	page 53	
	• SHPR1-3		
Implementation control block	ICTR	5.8 Implementation control register summary on page 70	
Software Interrupt Generation	STIR	12.4 Software Interrupt Generation register summary on page 237	
SysTick Timer	SYST_CSR	12.5 SysTick Timer register summary on	
	SYST_RVR	page 238	
	SYST_CVR		
	SYST_CALIB		

# 12.3 NVIC register summary

The Nested Vectored Interrupt Controller (NVIC) registers can be accesses through the Internal Private Peripheral Bus (IPPB) interface. Each of the NVIC registers is 32 bits wide.

The NVIC\_ISERn, NVIC\_ICERn, NVIC\_ISPRn, NVIC\_ICERn, NVIC\_IABRn, and NVIC\_IPRn registers are not banked between Security states. If an interrupt is configured as Secure in the NVIC\_ITNSn register, any access to the corresponding NVIC\_ISERn, NVIC\_ICERn, NVIC\_ISPRn, NVIC\_ICPRn, NVIC\_IABRn, or NVIC\_IPRn registers from Non-secure are treated as RAZ/WI.

For more information on the NVIC registers listed in the following table, see Arm®v8-M Architecture Reference Manual.

Table 12-2: NVIC register summary

Address offset	Name	Туре	Reset value	Description
0xE000E100-0xE000E13C	NVIC_ISER0- NVIC_ISER15	RW	0x0000000	Interrupt Set-Enable Registers
0xE000E180-0xE000E1BC	NVIC_ICER0- NVIC_ICER15	RW	0x0000000	Interrupt Clear- Enable Registers
0xE000E200-0xE000E23C	NVIC_ISPR0- NVIC_ISPR15	RW	0x0000000	Interrupt Set-Pending Registers
0xE000E280-0xE000E2BC	NVIC_ICPR0- NVIC_ICPR15	RW	0x0000000	Interrupt Clear- Pending Registers
0xE000E300-0xE000E33C	NVIC_IABRO- NVIC_IABR15	RO	0x0000000	Interrupt Active Bit Register
0xE000E380-0xE000E3BC	NVIC_ITNS0- NVIC_ITNS15	RW	0x0000000	Interrupt Target Non- secure Registers <b>Note:</b> These registers are Secure only. They are RAZ/WI when accessed from Non- secure state.
0xE000E400-0xE000E5DC	NVIC_IPR0- NVIC_IPR119	RW	0x0000000	Interrupt Priority Registers

# 12.4 Software Interrupt Generation register summary

The following table shows the architecturally defined Software Interrupt Generation register.

Table 12-3: Software Interrupt Generation register summary

Address offset	Name	Туре	Reset value	Description
0xE000EF00	STIR	WO	0x00000000	Software Triggered Interrupt Register. For more information, see Arm®v8-M Architecture Reference Manual.

# 12.5 SysTick Timer register summary

The following table shows the architecturally defined SysTick Timer registers.



For more information on the architectural registers listed in the following table, see the Arm®v8-M Architecture Reference Manual.

# Table 12-4: SysTick Timer register summary

Address offset	Name	Туре	Reset value	Description
0xE000E010	SYST_CSR	RW	0x00000000	SysTick Control and Status Register
0xE000E014	SYST_RVR	RW	0x00000000	SysTick Reload Value Register
0xE000E018	SYST_CVR	RW	0x00000000	SysTick Current Value Register
0xE000E01C	SYST_CALIB	RO	0x00000000	SysTick Calibration Value Register

# 13. External coprocessors

This chapter describes the interface and programmer's model for connecting and using external coprocessors.

# 13.1 External coprocessors features

The Cortex®-M55 processor supports an external coprocessor interface which allows the integration of tightly coupled accelerator hardware with the processor. The programmers model allows software to communicate with the hardware by using architectural coprocessor instructions.

The external coprocessor interface:

- Supports low-latency data transfer from the processor to and from the accelerator components.
- Provides a mechanism for you to extend the capabilities of the Cortex®-M55 processor.
- Supports up to eight separate coprocessors, CPO-CP7, depending on your implementation. The remaining coprocessor numbers, CP8-CP15, are reserved. CP10 and CP11 are always reserved for floating-point or *M-profile Vector Extension* (MVE) functionality. For more information, see the *Arm®v8-M Architecture Reference Manual*. The Cortex®-M55 processor system can configure which coprocessor is included in Secure and Non-secure states.

For each coprocessor CPO-CP7, the encoding space can be dedicated to either the external coprocessor or the *Custom Datapath Extension* (CDE) modules. See 14. Arm Custom Instructions on page 243 for information on the CDE implementation in the processor.

# 13.2 Operation

The external coprocessor interface provides control and data channels for up to eight separate coprocessors. The external devices are provided with information about privilege and Security state of the processor with the instruction type and associate register and operation fields that the architecture defines. The following instruction types are supported:

- Register transfer from the Cortex®-M55 processor to the coprocessor MCR, MCRR, MCRR2, MCRR2.
- Register transfer from the coprocessor to the Cortex®-M55 processor MRC, MRC2, MRC2.
- Data processing instructions cdp, cdp2.

The interface provides a handshake mechanism to indicate to the coprocessor that an instruction has been committed in the processor and can no longer be interrupted. Additionally, it can stall the processor in a way that it can always be interrupted (BUSYWAIT) and to indicate that an error has occurred while waiting for an UNDEFINSTR UsageFault.



- The regular and extension forms of the coprocessor instructions for example, MCR and MCRR2, have the same functionality but different encodings. The two encoding values differ by a single bit, bit [12]. For more information, see the Arm®v8-M Architecture Reference Manual.
- The MRC and MRC2 instructions support the transfer of APSR.NZVC flags when the processor register field is set to PC, for example Rt == 0 x F.

# 13.3 Data transfer rates

The following table lists the ideal data transfer rates for the coprocessor interface. This means that the coprocessor responds to an instruction immediately and does not BUSYWAIT. The ideal data transfer rates are sustainable if the corresponding coprocessor instructions are executed consecutively.

Table 13-1: Ideal data transfer rates for the coprocessor interface

Instructions	Direction	Ideal data rate
MCR, MCR2	Processor to coprocessor	32 bits per cycle
MRC, MRC2	Coprocessor to processor	32 bits per cycle
MCRR, MCRR2	Processor to coprocessor	64 bits per cycle
MRRC, MRRC2	Coprocessor to processor	64 bits per cycle

# 13.4 Coprocessor instruction restrictions

The following restrictions apply when the Cortex®-M55 processor uses coprocessor instructions:

- The LDC (2) or STC (2) instructions are not supported. If these are included in software with the <coproc> field set to a value between 0-7 and the coprocessor is present and enabled in the appropriate fields in the CPACR or NSACR, the Cortex®-M55 processor always attempts to take an *Undefined instruction* (UNDEFINSTR) UsageFault exception.
- The processor register fields for data transfer instructions must not include the stack pointer (Rt = 0xD), this encoding is **UNPREDICTABLE** in the Arm®v8.1-M architecture and results in an UNDEFINSTR UsageFault exception in the Cortex®-M55 processor if the coprocessor is present and enabled in the CPACR or NSACR.
- If any coprocessor instruction is executed when the corresponding coprocessor is either not present or disabled in the CPACR or NSACR, the Cortex®-M55 processor always attempts to take a *No coprocessor* (NOCP) UsageFault exception.

For more information on the CPACR and NSACR, see the Arm®v8-M Architecture Reference Manual.

# 13.5 Debug access to coprocessor registers usage constraints

The Cortex®-M55 processor does not support a mechanism to read and write registers located in external coprocessors.

Arm recommends that you implement a coprocessor with a dedicated AHB or APB subordinate interface for the system to access the registers. If the debug view of the coprocessor is located in the PPB region of the memory map, you can use this interface to connect to the *External Private Peripheral Bus* (EPPB) interface of the Cortex®-M55 processor.

If Secure debug is disabled, you must ensure the Secure information in the coprocessors is protected and not accessible when using a Non-secure debugger.

If the debug subordinate interface to the coprocessor is connected to the processor *Manager AXI* (M-AXI) or *Peripheral AHB* (P-AHB) manager interfaces or the EPPB interface, you can use the ARPROT[1], AWPROT[1], HNONSEC, and PPROT[2] signals on the M-AXI and P-AHB, and APB interfaces respectively. This is because the security level of the debug requests routed through the processor from the D-AHB interface are subject to the debug access and authentication checks.

If the coprocessor state is memory-mapped, then software can also access the information using load and store instructions. If your implementation uses this functionality, you must ensure the appropriate barrier instructions are included to guarantee ordering between coprocessor instructions and load/store operations to the same state.

# 13.6 Exceptions and context switch

The Cortex®-M55 processor does not include support for automatic save and restore of coprocessor registers on entry and exit to exceptions, unlike the internal processor integer and floating-point registers. Any coprocessor state that must be maintained across a context switch must be carried out by the software that is aware of the coprocessor requirements.

You must ensure that when the coprocessor contains Secure data, it cannot be accessed by software running in a Non-secure exception handler.

# 13.7 Response to coprocessor errors

The coprocessor must not rely on a synchronous exception that is taken when asserting a CPERROR response to a coprocessor transaction, because the UNDEFINSTR UsageFault might be preempted by a higher priority interrupt in the Cortex®-M55 processor. There is no guarantee that there are no side effects from the erroneous instruction.

# 13.8 Hazard between load and store instructions followed by coprocessor transactions

A possible hazard exists when a load store instruction is followed by coprocessor transactions.

To decouple the data side TCMWAIT input signal from the CPVALID output signal, a coprocessor instruction following a load or store instruction in the processor always stalls for a clock cycle after the load or store completes.

This situation does not add stall cycles to the data hazard that is already included a coprocessor data transfer instruction consumes the result of a load. That is the most common case of data hazard.

# 14. Arm Custom Instructions

This chapter describes the support for Arm Custom Instructions (ACI) and the implementation of the Custom Datapath Extension (CDE) in the processor.

# 14.1 Arm Custom Instructions support

The Cortex®-M55 processor supports Arm Custom Instructions (ACIs) and implements the Custom Datapath Extension (CDE) for Arm®v8-M.

The ACI support provides the following:

- New architecturally defined instructions.
- Interfaces that support the addition of user-defined instructions.
- Compliance tests to check the integration of the user-defined instructions as part of the execution testbench.

### Modules

For each coprocessor CPO-CP7, the CDE architecture allows you to choose to either use the external coprocessor interface or bypass it and use CDE modules instead.

The Cortex®-M55 processor includes core CDE modules and floating-point and MVE CDE modules.

You are responsible for the content of these modules in your implementation. Arm is responsible for the interfaces to these modules.

### **CDE**


The core CDE modules decode and execute instructions that access the general-purpose registers and the APSR register. These modules are reset and clocked in the same way as the processor core, and they are included in the Core power domain.

#### **EPCDE**

The floating-point and MVE CDE modules decode and execute instructions that access the floating-point and MVE registers. These modules are reset and clocked in the same way as the *Extension Processing Unit* (EPU), and are included in the PDEPU power domain. If the core CDE modules are present and used, and if the EPU is present, then the floating-point and MVE CDE modules are also present.

The CDE and EPCDE custom logic includes both a decode and a datapath module. The following figure shows the coprocessors CPO-CP7 connected to the CDE and EPCDE modules and interfaces.

Figure 14-1: CDE and EPCDE module interfaces



#### User-defined instructions

The CDE architecture defines instruction classes depending on the number of source or destination registers. For each class, an accumulation variant exists. You define the function of these instruction classes in the dedicated CDE modules added to the processor core or to the EPU. For more information on the CDE instruction classes, see the *Arm®v8-M Architecture Reference Manual*.

The classes are:

### CX1, CX2, CX3

These three classes operate on the general-purpose register file, including the condition flags APSR nzcv.

You can define different functions for a given instruction class depending on the coprocessor number and the opcode value <imm>.

## VCX1, VCX2, VCX3

These three classes operate on the floating-point register file only.

You can define different functions for a given instruction class depending on the coprocessor number and the opcode value <imm>.

#### VCX1 (Vector), VCX2 (Vector), VCX3 (Vector)

These three classes operate on the MVE register file only.

You can define different functions for a given instruction class depending on the coprocessor number and the opcode value <imm>.

# ACI support in multi-Cortex®-M55 systems with different CDE customization

In a system with several Cortex®-M55 processors, it is possible to configure a different CDE customization for each processor using the CDERTLID parameter. This parameter can be used to implement different functions for an identical instruction by using the Verilog generate if() construct.

Software can read the CDERTLID parameter using any of the registers listed in the following table.

Table 14-1: Cortex®-M55 registers that can read the CDERTLID parameter

Name	Description
ID_AFRO	5.5 ID_AFRO, Auxilliary Feature Register 0 on page 64
CFGINFOSEL	5.18.1 CFGINFOSEL, Processor configuration information selection register on page 99
CFGINFORD	5.18.2 CFGINFORD, Processor configuration information read data register on page 102

# 14.2 Usage restrictions

Some restrictions apply when the Cortex®-M55 processor uses *Custom Datapath Extension* (CDE) instructions.

Depending on your processor implementation at hardware and software level and on your implementation of the CDE and EPCDE modules, NOCP or UNDEFINSTR exceptions might occur when *Arm Custom Instructions* (ACIs) are in use.

For more information on usage restrictions and fault behavior see Exceptions in the CDE and EPCDE modules section in the Arm® Cortex®-M55 Processor Integration and Implementation Manual. The Arm® Cortex®-M55 Processor Integration and Implementation Manual is a confidential document that is only available to licensees and Arm partners with an NDA agreement.

# 15. Floating-point and MVE support

This chapter describes the Extension Processing Unit (EPU), which controls floating-point and M-profile Vector Extension (MVE) support.

# 15.1 Floating-point and MVE operation

The Extension Processing Unit (EPU) can be configured to perform floating-point and M-profile Vector Extension (MVE) operations.

### Scalar floating-point operation

The Cortex®-M55 processor can be configured to provide scalar half, single, and double-precision floating-point operation. The floating-point operation is an implementation of the scalar half, single, and double-precision variants of the Floating-point Extension, FPv5 architecture. Configuring the processor to include floating-point supports all half, single, and double-precision data-processing instructions and data types described in the Arm®v8-M Architecture Reference Manual.

The processor supports scalar half, single, and double-precision add, subtract, multiply, divide, multiply and accumulate, and square root operations. The floating-point functionality that the processor supports also provides conversions between fixed-point and floating-point data formats, and floating-point constant instructions.

### M-profile Vector Extension operation

The Cortex®-M55 processor can be configured to provide MVE operation. The MVE functionality that is supported depends on the inclusion of floating-point functionality.

- If floating-point functionality is not included, the processor can be configured to any of the following:
  - Not include MVF.
  - Include the integer subset of MVE only (MVE-I). MVE-I operates on 8-bit, 16-bit, and 32-bit data types.
- If floating-point functionality is included, the processor can be configured to any of the following:
  - Not include MVE.
  - Include the integer subset of MVE only (MVE-I). MVE-I operates on 8-bit, 16-bit, and 32-bit data types.
  - Include the integer, half-precision, and single-precision floating-point MVE (MVE-F).
     MVE-F operates on half-precision and single-precision floating-point values. MVE-F also includes support for MVE-I.

Vector instructions operate on a fixed vector width of 128 bits. The lane width of an operation to be performed is specified by the instruction that is being executed. And an element refers to the data that is put into a lane. Multiple lanes can be executed per beat. There are four beats per vector instruction.

For more information on the MVE extension and terminology, see Arm®v8-M Architecture Reference Manual.



- The Cortex®-M55 processor provides floating-point computation functionality included with the MVE and Floating-point Extension, which is compliant with the ANSI/IEEE Std 754-2008, IEEE Standard for Binary Floating-Point Arithmetic.
- The scalar Floating-point Extension can be implemented with or without *M-profile Vector Extension floating-point* (MVE-F).

# 15.1.1 EPU views of the register bank

The Extension Processing Unit (EPU) provides an extension register file with registers that can be viewed as:

- Thirty-two 32-bit single-word registers, S0-S31.
- Sixteen 64-bit doubleword registers, D0-D15.
- Eight 128-bit vector registers, Q0-Q7.
- A combination of registers from these views.

# 15.1.2 Modes of operation

The Cortex®-M55 processor supports the following modes of operation:

- Flush to-zero
- Half-precision flush to-zero
- Default NaN

For more information on these modes, see the Arm®v8-M Architecture Reference Manual.

# 15.1.3 Compliance with the IEEE 754 standard

The Cortex®-M55 processor provides floating-point computation functionality included with the MVE and Floating-point Extension, which is compliant with the ANSI/IEEE Std 754-2008, IEEE Standard for Binary Floating-Point Arithmetic. No support code is required to achieve this compliance.

# 15.1.4 Exceptions

The Extension Processing Unit (EPU) sets the cumulative exception status flags in the FPSCR register as required for each instruction, in accordance with the FPv5 architecture. The EPU does not support exception traps.

The processor also has six output pins, each pin reflects the status of one of the cumulative exception flags:

- Inexact result.
- The input is denormal.
- Overflow.
- Underflow.
- Divide-by-zero.
- Invalid operation

# 15.2 Floating-point and MVE register summary

The Extension Processing Unit (EPU) has various registers that support floating-point and M-profile Vector Extension (MVE) operations.

The following table shows a summary of the floating-point registers. These registers are described in the Arm®v8-M Architecture Reference Manual.



FPCCR, FPCAR, and FPDSCR are banked between Security states.

Table 15-1: Floating-point and MVE register summary

Address	Name	Туре	Reset value	Description
0xE000EF34	FPCCR	RW	0xC0000004	Floating-point Context Control Register (S)
0xE000EF38	FPCAR	RW	0x0000000	Floating-point Context Address Register (S)
0xE000EF3C	FPDSCR	RW	See 15.3 FPDSCR and FPSCR register reset values on page 248	Floating-point Default Status Control Register (S)
This register is not memory mapped	FPSCR	RW		Floating-point Status and Control Register
0xE000EF40	MVFRO	RO	Table 5-3: MVFR0, MVFR1, and MVFR2 reset	Media and VFP Feature Register 0
0xE000EF44	MVFR1	RO	values on page 60	Media and VFP Feature Register 1
0xE000EF48	MVFR2	RO		Media and VFP Feature Register 2

# 15.3 FPDSCR and FPSCR register reset values

The following table shows the reset values for *Floating-point Default Status Control Register* (FPDSCR) and *Floating-point Status and Control Register* (FPSCR) depending on inclusion and exclusion of floating-point and *M-profile Vector Extension* (MVE) functionality.

Table 15-2: FPDSCR and FPSCR reset values

Register name	Reset value	Floating-point and MVE configuration
FPDSCR	0×0000000	Floating-point and MVE are not included.
	0x00040000	Scalar half, single, and double-precision floating-point is included.  MVE is not included.
		Floating-point is not included. Integer subset of MVE is included.
		Scalar half, single, and double-precision floating-point is included. Integer subset of MVE is included.
		Scalar half, single, and double-precision floating-point is included. Integer and half and single-precision floating-point MVE is included.
FPSCR	RESO .	Floating-point and MVE are not included.
	0x00040000	Scalar half, single, and double-precision floating-point is included.  MVE is not included.
		Floating-point is not included. Integer subset of MVE is included.
		Scalar half, single, and double-precision floating-point is included. Integer subset of MVE is included.
		Scalar half, single, and double-precision floating-point is included. Integer and half and single-precision floating-point MVE is included.

# 15.4 Powering down the EPU

Depending on your implementation, the *Extension Processing Unit* (EPU) can be in a separate power domain, PDEPU. The way the EPU power domain is powered down depends on whether the EPU domain includes state retention logic.

For more information on powering down the EPU, see 7.7 PDEPU low-power requirements on page 137.

# 16. Debug

This chapter describes the debug system.

# 16.1 Debug functionality

The Cortex®-M55 processor debug functionality includes Arm®v8-M, Arm®v8.1-M, and CoreSight™ features that are designed to support debug and trace of software running on the processor.

#### These features include:

- A BreakPoint Unit (BPU) which can be configured to support four or eight hardware breakpoints.
- A Data Watchpoint and Trace (DWT) unit which can be configured to support two, four, or eight hardware comparators that can match both address and data values.
- Support for the *Digital Signal Processing* (DSP) debug extension for analysis of signal processing and compute-based software.
- Monitor mode exception for self-hosted debug.
- Full access to the memory map and registers through a 32-bit Debug AHB (D-AHB) interface.
- An Instrumentation Trace Macrocell (ITM) for software-driven printf debugging which can be linked to the DWT.
- An implementation of the Performance Monitoring Unit (PMU).
- An Embedded Trace Macrocell (ETM) which supports complete instruction trace. It implements
  the ETMv4.5 architecture, including support for tracing the M-profile Vector Extension (MVE)
  features. Data trace is not supported. For more information on the ETM, see the Arm®
  CoreSight™ ETM-M55 Technical Reference Manual.
- Access control that prevents unauthorized debug or trace of Secure state or memory, including support for the Unprivileged Debug Extension for fine-grain control of debug access to the processor.



- Except for debug monitor mode, all other debug and trace functionality on the Cortex®-M55 processor is optional.
- The debugger cannot write to the Interrupt Program Status Register (IPSR).
- The Cortex®-M55 processor is also supplied with an optional *Trace Port Interface Unit* (TPIU). For more information, see B. Trace Port Interface Unit on page 334.

Debug

# 16.1.1 CoreSight<sup>™</sup> discovery


Arm recommends that a debugger identifies and connects to the debug components using the CoreSight<sup>™</sup> debug infrastructure.

See the Arm® CoreSight™ System-on-Chip SoC-600 Technical Reference Manual for more information.

Arm recommends that a debugger follows the flow in the following figure to discover the components present in the CoreSight<sup>™</sup> debug infrastructure. In this case, for each CoreSight<sup>™</sup> component in the CoreSight<sup>™</sup> system, a debugger reads:

- The peripheral and component ID registers.
- The DEVARCH and DEVTYPE registers.

Figure 16-1: CoreSight™ discovery



To identify the Cortex®-M55 processor and debug components within the CoreSight<sup>™</sup> system, Arm recommends that a debugger performs the following actions:

- 1. Locate and identify the Cortex®-M55 processor ROM table using its CoreSight™ identification.
- 2. Follow the pointers in the Cortex®-M55 processor ROM table to identify the presence of the following components:
  - a. Cross Trigger Interface (CTI)
  - b. Embedded Trace Macrocell (ETM)
  - c. System Control Space (SCS)
  - d. Instrumentation Trace Macrocell (ITM)
  - e. BreakPoint Unit (BPU)
  - f. Data Watchpoint and Trace (DWT) unit
  - g. Performance Monitoring Unit (PMU)
  - h. Programmable MBIST Controller (PMC-100)

## 16.1.2 Debugger actions for identifying the processor

When a debugger identifies the *System Control Space* (SCS) from its CoreSight<sup>™</sup> identification, it can identify the processor and its revision number from the CPUID register in the SCS at address 0xE000ED00.

A debugger cannot rely on the Cortex®-M55 processor ROM table being the first ROM table encountered. One or more system ROM tables might be included between the access port and the processor ROM table if other CoreSight™ components are in the system. If a system ROM table is present, it can include a unique identifier for the implementation.

#### 16.1.3 Processor ROM table identification and entries

The ROM table identification registers and its values that the following table shows allow debuggers to identify the processor and its debug capabilities.

The following table shows the CoreSight<sup>™</sup> components that the Cortex®-M55 processor ROM table points to.

Table 16-1: Cortex®-M55 processor ROM table components

Address	Component	Reset value	Description
0xE00FF000	System Control Space (SCS)		See 16.1.4 Debug identification block register summary on page 255
0xE00FF004	Data Watchpoint and Trace (DWT)	If DWT is configured, 0xFFF02003.	See 19. Data Watchpoint and Trace unit on page 279
		• If DWT is not implemented, 0xFFF02002.	

Address	Component	Reset value	Description
0xE00FF008	BreakPoint Unit (BPU)	If BPU is implemented, 0xFFF03003.	See 21. BreakPoint Unit on page 319
		• If BPU is not implemented, 0xFFF03002.	
0xE00FF00C	Instrumentation Trace Macrocell (ITM)	If ITM is implemented, 0xFFF01003.	See 18. Instrumentation Trace Macrocell on page 272
		If ITM is not implemented, 0xFFF01002.	
0xE00FF010	Trace Port Interface Unit (TPIU)	0xFFF41002	The TPIU is not configured inside the processor. It can be configured in the MCU layer and included in the MCU ROM table  See B. Trace Port Interface Unit on page 334
0xE00FF014	Embedded Trace Macrocell (ETM)	If ETM is implemented,     0xFFF42003.	See the Arm® CoreSight™ ETM-M55 Technical Reference Manual
		• If ETM is not implemented, 0xFFF42002.	
0xE00FF018	Performance Monitoring Unit	If PMU is implemented, 0xFFF04003.	See 17. Performance Monitoring Unit Extension on page 265
	(PMU)	• If PMU is not implemented, 0xFFF04002.	
0xE00FF01C	Cross Trigger Interface (CTI)	If CTI is implemented, 0xFFF43003.	See 20. Cross Trigger Interface on page 287
		• If CTI is not implemented, 0xFFF43002.	
0xE00FF020	Programmable MBIST Controller (PMC-100)	• If PMC-100 is implemented, 0xFFF47003.	Arm® PMC-100 Technical Reference Manual
		• If PMC-100 is not implemented, 0xFFF47002.	
0xE00FF024	Reserved	0x0000000	-
0xE00FFFC8			
0xE00FFFCC	SYSTEM ACCESS	0x0000001	See the Arm® CoreSight™ Architecture Specification v3.0
0xE00FFFD0 - 0xE00FFFEC	Peripheral ID registers	Table 16-2: Cortex-M55 processo	r ROM table identification values on page 254.
0xE00FFFF0 - 0xE00FFFC	Component ID registers		

The Cortex®-M55 processor ROM table entries point to the debug components of the processor. The offset for each entry is the offset of that component from the ROM table base address, 0xE00FF000.

See the  $Arm^{\$}$  CoreSight<sup>m</sup> Architecture Specification v3.0 for more information about the ROM table ID and component registers, and access types.

Table 16-2: Cortex®-M55 processor ROM table identification values

Address	Name	Туре	Reset value	Description
0xE00FFFD0	PIDR4	RO	0x00000004	See Arm®v8-M Architecture Reference Manual for more information.

Address	Name	Type	Reset value
0xE00FFFD4	PIDR5	RO	0x00000000
0xE00FFFD8	PIDR6	RO	0x00000000
0xE00FFFDC	PIDR7	RO	0x00000000
0xE00FFFE0	PIDRO	RO	0x000000D2
0xE00FFFE4	PIDR1	RO	0x000000B4
0xE00FFFE8	PIDR2	RO	0x0000000B
0xE00FFFEC	PIDR3	RO	0x00000000
0xE00FFFF0	CIDRO	RO	0x0000000D
0xE00FFFF4	CIDR1	RO	0x0000010
0xE00FFFF8	CIDR2	RO	0x0000005
0xE00FFFFC	CIDR3	RO	0x000000B1

These values for the Peripheral ID registers identify this as the Cortex®-M55 processor ROM table. The Component ID registers identify this as a CoreSight<sup>™</sup> ROM table.



The Cortex®-M55 processor ROM table only supports word-size transactions.

## 16.1.4 Debug identification block register summary

The System Control Space (SCS) provides a set of debug identification registers which can be used for debug-related peripheral and component identification.

The following table shows the debug identification registers and values for debugger detection. For more information, see the *Arm®v8-M Architecture Reference Manual*.

Table 16-3: Debug identification values

Address offset	Name	Туре	Reset value	Description
0xE000EFD0	DPIDR4	RO	0x0000004	SCS Peripheral Identification Register 4
0xE000EFD4	DPIDR5	RO	0x0000000	SCS Peripheral Identification Register 5
0xE000EFD8	DPIDR6	RO	0x0000000	SCS Peripheral Identification Register 6
0xE000EFDC	DPIDR7	RO	0x0000000	SCS Peripheral Identification Register 7
0xE000EFE0	DPIDRO	RO	0x000000D2	SCS Peripheral Identification Register 0
0xE000EFE4	DPIDR1	RO	0x00000BD	SCS Peripheral Identification Register 1

Address offset	Name	Туре	Reset value	Description
0xE000EFE8	DPIDR2	RO	0x000000B	SCS Peripheral Identification Register 2
0xE000EFEC	DPIDR3	RO	Ox00000000  Note: Bits [7:4] and [3:0] are REVAND and CMOD respectively.  The REVAND field indicates minor errata fixes specific to this design, for example metal fixes after implementation.  If the component is reusable IP, the CMOD field indicates whether you have modified the behavior of the component.  These values depend on the exact revision of the silicon as documented in Arm® CoreSight™ Architecture Specification v3.0.	SCS Peripheral Identification Register 3
0xE000EFF0	DCIDR0	RO	0x000000D	SCS Component Identification Register 0
0xE000EFF4	DCIDR1	RO	0x0000090	SCS Component Identification Register 1
0xE000EFF8	DCIDR2	RO	0x0000005	SCS Component Identification Register 2
0xE000EFFC	DCIDR3	RO	0x00000B1	SCS Component Identification Register 3
0xE000EFBC	DDEVARCH	RO	0x47702A04	SCS Device Architecture Register
0xE000EFCC	DDEVTYPE	RO	0x0000000	SCS Device Type Register

## 16.1.5 Debug register summary

The following table shows the debug registers, with address, name, type, reset value, and description information for each register.

Each register is 32-bits wide. These registers are not banked between Security states or are banked between Security states on a bit by bit basis. For more information on these registers, see the Arm®v8-M Architecture Reference Manual

Table 16-4: Debug register summary

Address	Name	Туре	Reset value	Description
0xE000ED30	DFSR	RW	0x00000000 Cold reset only.	Debug Fault Status Register
0xE000EDF0	DHCSR	RW	0x0200000	Debug Halting Control and Status Register
0xE000EDF4	DCRSR	WO	0xXXXX00XX, bits [15:7] are <b>RESO</b>	Debug Core Register Selector Register
0xE000EDF8	DCRDR	RW	UNKNOWN	Debug Core Register Data Register
0xE000EDFC	DEMCR	RW	0x0000000	Debug Exception and Monitor Control Register

Address	Name	Туре	Reset value	Description
0xE000EE04	DAUTHCTRL	RW	0x0000000	Debug Authentication Control Register
0xE000EE08	DSCSR	RW	0x00030000	Debug Security Control and Status Register
0xE000EFB8	DAUTHSTATUS	RO	0x00XX00XX	Debug Authentication Status Register

## 16.2 D-AHB interface

The 32-bit *Debug AHB* (D-AHB) interface implements the AMBA® 5 AHB protocol. It can be used with a CoreSight<sup>™</sup> AHB-AP to provide debugger access to all processor control and debug resources, and a view of memory that is consistent with that observed by load and store operations.

Accesses on the D-AHB interface are always little-endian.

Debugger accesses are distributed to the appropriate internal and external resource according to the address of the request. Accesses on the D-AHB are reflected on the TCM, *Manager AXI* (M-AXI), *Peripheral AHB* (P-AHB), and *External Private Peripheral Bus* (EPPB) as appropriate.

### 16.2.1 Debug memory access

The Cortex®-M55 processor implements external debug interaction through a 32-bit AMBA® 5 AHB debug interface.

This interface can be integrated with a suitable CoreSight<sup>™</sup> AHB-AP interface and provides debugger access to:

- All processor control and debug resources.
- A view of memory, which is consistent with the view that software load and store operations observe.

Accesses on the D-AHB interface always ignore the endianness attribute and do not pass through the data swizzling logic in the processor used for load and store requests. Therefore, accesses to addresses outside the PPB region observe data in the downstream memory endian format and accesses in the PPB region observe data in little-endian format.

- Debug AHB (D-AHB) accesses undergo security attribution and security access checks. The debug Security state depends on DHCSR.S\_SDE and the D-AHB input signal, HNONSECD, which indicates the security level that a debug access requests. If this signal is asserted, this indicates that the transfer is Non-secure.
- D-AHB accesses are not checked against the *Memory Protection Unit* (MPU) for memory attribute checks unless the Unprivileged Debug is enabled for a debug Security state.
  - Unprivileged Debug is enabled for the secure debug state when DHCSR.S SUIDE is set.
  - Unprivileged Debug is enabled for the Non-secure debug state when DHCSR.S\_NSUIDE is set.
- If unprivileged debug is enabled, then the access is always treated as unprivileged, regardless of the value of the D-AHB signal bit HPROTD[1] and reported on the D-AHB interface.

Debug

- If the debug Security state is Secure, then the D-AHB access is subject to permission checks based on regions that are defined in the Secure MPU.
- If the debug Security state is Non-secure, then the D-AHB access is subject to permission checks based on regions that are defined in the Non-secure MPU.
- D-AHB accesses to the EPPB memory region (0xE0040000-0xE00FEFFF) must be marked as privileged, HPROT[1] HIGH, unless unprivileged invasive *Debug Access Port* (DAP) access is enabled by setting DAUTHCTRL.UIDAPEN for the debug security state. When DAUTHCTRL.UIDAPEN is set all the peripherals in the EPPB region can be accessed by non-privileged debug accesses through D-AHB except for the:
  - PMC-100 located at 0xE0046000-0xE0046FFF
  - External Wakeup Interrupt Controller (EWIC) located at 0xE0047000-0xE0047FFF.
  - SBIST controller located at 0xE0048000-0xE0048FFF

These regions can only be accessed with Secure privileged requests. Any non-privileged accesses returns an error on D-AHB.

- D-AHB accesses to the internal PPB region must be marked as privileged, unless unprivileged invasive DAP access is enabled by setting DAUTHCTRL.UIDAPEN for the debug Security state.
  - When DAUTHCTRL.UIDAPEN is set, many of the registers in the internal PPB region can be accessed. The exceptions are those registers which are normally accessible by unprivileged code. For example, some of the *Instrumentation Trace Macrocell* (ITM) registers and the STIR. For more information on the ITM registers, see 18.2 ITM register summary on page 273. For more information on STIR, see *Arm®v8-M Architecture Reference Manual*.
  - When DAUTHCTRL.UIDAPEN is not set and the debug access is unprivileged, then almost all accesses to the PPB registers get an error response. However, the registers which are normally accessible by unprivileged code cannot be accessed. For example, some of the *Instrumentation Trace Macrocell* (ITM) registers and the STIR. For more information on the ITM registers, see 18.2 ITM register summary on page 273. For more information on STIR, see Arm®v8-M Architecture Reference Manual.
- The security of a debug transaction on one of the external interfaces is determined by all of the following:
  - The access control signals.
  - The mapping of the address in the Security Attribution Unit (SAU) and Implementation Defined Attribution Unit (IDAU).
  - The internal debug state of the processor.
  - The HNONSECD signal value that is associated with the D-AHB debug request.



- For more information on the DHCSR and DAUTHCTRL registers, see the Arm®v8-M Architecture Reference Manual.
- For more information on all the AMBA® 5 AHB-compliant D-AHB signals mentioned in this section, see the Arm® AMBA® 5 AHB Protocol Specification.

## 16.2.2 Debugger access memory attributes and data cache access

The memory attributes associated with debugger accesses on *Debug AHB* (D-AHB) depend on the debug access mode.

#### Unprivileged Debug is not enabled

If Unprivileged Debug is not enabled, debugger accesses are not subject to the memory attributes defined by the *Memory Protection Unit* (MPU). Instead, the memory attributes used to perform a debugger access are derived from the HPROTD signal on D-AHB. The attributes are used differently depending on the memory region that is associated with the address.

The following table shows the behavior of debug accesses and dependency on HPROTD for both internal and externally memory-mapped regions when Unprivileged Debug is not enabled.

Table 16-5: External memory attributes reported by debug requests based on HPROTD input when Unprivileged debug is not enabled

Region and interface	Description		
CODE and SRAM regions TCM and Manager AXI (M-AXI)	Accesses to ITCM and DTCM  HPROTD[1] is passed through to ITCMPRIV and DTCMPRIV. HPROTD[0] is ignored.		
interfaces	ITCMMASTER and DTCMMASTER signals are asserted indicating a debugger access.		
	Accesses to M-AXI		
	If an access is not completed in the data cache:		
	<ul> <li>HPROTD[0] is ignored. All debugger accesses are performed with ARPROT[2] and AWPROT[2] set to 0.</li> </ul>		
	<ul> <li>HPROTD[6:1] is passed through to ARPROT[0], AWPROT[0], ARCACHE, and AWCACHE.</li> </ul>		
	ARMASTER and AWMASTER are asserted indicating a debugger access.		
Peripheral, external RAM/Device,	Accesses to P-AHB		
Vendor_SYS regions	HPROTD[0] is ignored. All debugger accesses are performed with HPROTP[0] set to 1.		
M-AXI and Peripheral AHB (P-AHB) interfaces	HPROTD[6:1] is passed to P-AHB.		
interfaces	HMASTERP is asserted indicating debugger access.		
	Accesses to M-AXI		
	If an access is not completed in the data cache:		
	<ul> <li>HPROTD[0] is ignored. All debugger accesses are performed with ARPROT[2] and AWPROT[2] set to 0.</li> </ul>		
	<ul> <li>HPROTD[6:1] is passed through to ARPROT[0], AWPROT[0], ARCACHE, and AWCACHE.</li> </ul>		
	ARMASTER and AWMASTER are asserted indicating a debugger access.		
	Note:		
	The debugger access can complete in the data cache if the software has programmed the		
	MPU to make this region cacheable.		
Internal Private Peripheral Bus (IPPB)	HPROTD[0] is ignored.		
	HPROTD[1] is used for register-specific checks.		
	HPROTD[6:2] is ignored.		
	Unprivileged D-AHB accesses to privileged registers return an ERROR response on HRESPD.		

Region and interface	Description
External Private Peripheral Bus (EPPB)	HPROT[0] is ignored.
	HPROT[1] is passed through to PPROT[0].
	PADDR31 is asserted which indicates a debugger access.

All debug read and write accesses marked as Normal cacheable and Non-shareable in HPROTD and outside the address regions associated with ITCM and DTCM look up the data cache if it is configured in the processor. If the address is present in the cache, for a read the data is returned without making any request on M-AXI and for a write the cache line is updated. If the debug memory attribute is Write-through, then the data is also be written on M-AXI. Debugger accesses never allocate lines to the cache on a miss. Debug accesses marked as Device, Non-cacheable or Normal shareable in HPROTD do not look up the data cache.

#### Unprivileged Debug is enabled

If Unprivileged Debug is enabled, the HPROTD[6:0] input signals on D-AHB are ignored and the debugger accesses are always treated as unprivileged. The *Memory Protection Unit* (MPU) determines the memory attributes associated with debugger accesses and debugger accesses are subject to MPU checks.

The following table shows the behavior of debug accesses for both internal and externally memory-mapped regions when Unprivileged Debug is enabled. Accesses that are not allowed will return an error to the D-AHB instead of proceeding to an external interface.

Table 16-6: External memory attributes reported by debug requests based when Unprivileged debug is enabled

Region and interface	Description
CODE and SRAM regions TCM and <i>Manager AXI</i> (M-AXI) interfaces	Accesses to ITCM and DTCM  ITCMPRIV and DTCMPRIV are forced to 0.  ITCMMASTER and DTCMMASTER signals are asserted indicating a debugger access.
	Accesses to M-AXI  If an access is not completed in the data cache:
	All debugger accesses are performed with and andAWPROT[2] set to 0.
	All debugger accesses are performed with ARPROT[0] and AWPROT[0] set to 0.
	The memory attributes associated with the address in the MPU are passed to ARCACHE and AWCACHE.
	ARMASTER and AWMASTER are asserted indicating a debugger access.

Region and interface	Description
Peripheral, external RAM/Device, Vendor_SYS regions M-AXI and <i>Peripheral AHB</i> (P-AHB) interfaces	Accesses to P-AHB  All debugger accesses are performed with HPROTP[0] set to 1.  The memory attributes are passed to P-AHB.  HMASTERP is asserted indicating debugger access.  Accesses to M-AXI  If an access is not completed in the data cache:  • All debugger accesses are performed with ARPROT[2] and AWPROT[2] set to 0.  • All debugger accesses are performed with ARPROT[0] and AWPROT[0] set to 0.  • The memory attributes associated with the address in the MPU are passed to ARCACHE and AWCACHE.  • ARMASTER and AWMASTER are asserted indicating a debugger access.
Internal Private Peripheral Bus (IPPB)	Unprivileged access in some registers is allowed when DAUTHCTRL.UIDAPEN is set. if Unprivileged access is not allowed, an error response is returned on HRESPD.
External Private Peripheral Bus (EPPB)	PPROT[0] and PPROT[2] set to 0  PADDR31 is asserted which indicates a debugger access.

## 16.2.3 Debug access security and attributes

Debugger accesses to memory and any memory-mapped registers are subject to the same security checks as data accesses generated by software running on the processor, with the security attributes set as the following:

- Request is Secure if the DHCSR.S\_SDE register field is 1 indicating secure debug is enabled and HNONSFCD is LOW.
- Otherwise the request is Non-secure.

The state of DHCSR.S\_SDE depends on the context of the debug request. If the processor is halted when it was in Secure state, then DHCSR.S\_SDE is 1, otherwise the value of the field depends on the secure access control input signal. This implies access to the secure state and memory is only available if secure invasive debug is permitted in the system.

In most of the memory regions, debugger accesses are subject to validation and attribution. This implies that the final security state of an access on the *Manager AXI* (M-AXI) and *Peripheral AHB* (P-AHB) interfaces are set by the *Security Attribution Unit* (SAU) in the same way as software generated accesses. The SAU blocks memory accesses which do not have the required permissions. For example, accesses to memory regions marked as Secure in the SAU if DHCSR.S\_SDE is 0 or HNONSECD is HIGH. This results in an error response on the *Debug AHB* (D[1]AHB) interface, but unlike accesses originating from software, a SecureFault is not raised.

There are a number of address regions associated with *Private Peripheral Bus* (PPB) region including the *System Control Space* (SCS), debug peripherals and external EPPB interface where the security state of the access is determined only by the HNONSECD signal and DHCSR.S\_SDE.'

If the security extensions are not included in the processor, DHCSR.S\_SDE behaves as RAZ/WI, therefore all debug accesses are considered to be Non-secure.



For more information on the DHCSR register, see the Arm®v8-M Architecture Reference Manual. For more information on all the AMBA® 5 AHB-compliant HNONSECD signal, see the Arm® AMBA® 5 AHB Protocol Specification.

### 16.2.4 Debug during reset and before code execution commences

The Cortex®-M55 processor supports access to the debug and trace resource from a debug agent connected to the *Debug AHB* (D-AHB) interface when the device is in processor reset. This can be useful for setting up the debug and trace environment before any code has executed on the processor.

The following table lists the memory regions which can be accessed during processor reset. Access control and security level are determined in the same manner as debug accesses during code execution or when halted based on the authentication signals and the default SAU/IDAU regions. Any component on the EPPB, which cannot be accessed during reset, must ensure the APB PREADY and PSLVERR signals are HIGH in response to a request from the processor.

Access to all other memory areas during processor reset is **UNPREDICTABLE**.

Table 16-7: Debug and trace registers accessible during processor reset

Memory address range	Group	Description
0xE000E004	System Control and ID registers	ICTR register. For more information on the ICTR register, see the Arm®v8-M Architecture Reference Manual
0xE000ECFC		REVIDR register. 5.7 REVIDR, Revision ID Register on page 69.
0xE000ED00		CPUID register. 5.4 CPUID, CPUID Base Register on page 63.
0xE000ED30		DFSR register. For more information on the DFSR register, see 5.1 System control register summary on page 53.
0xE000ED40-0xE000ED7F		ID registers. 5.2 Identification register summary on page 57.
0xE000ED80		CCSIDR register. 5.6.3 CCSIDR, Current Cache Size ID Register on page 68
0xE000EDF0-0xE000EEFF		Debug registers. 16.1.5 Debug register summary on page 256.

Memory address range	Group	Description
0xE000EF40-0xE000EF4B		MVFR0, MVFR1, MVFR2 registers. For more information on the MVFR0, MVFR1, MVFR2 registers, see 5.1 System control register summary on page 53.
0xE000EF4B-0xE000EFFF		Debug Identification Block. 16.1.4 Debug identification block register summary on page 255.
0xE0000000-0xE0000FFF	Instrumentation Trace Macrocell (ITM)	18.2 ITM register summary on page 273
0xE0001000-0xE0001FFF	Data Watchpoint and Trace (DWT)	19.5 DWT register summary on page 284
0xE0002000-0xE0002FFF	BreakPoint Unit (BPU)	21.2 BPU register summary on page 319
0xE0003000-0xE0003FFF	Performance Monitoring Unit (PMU)	17.3 PMU register summary on page 271
0xE0041000-0xE0041FFF	Embedded Trace Macrocell (ETM)	For more information, see the Arm® CoreSight™ ETM-M55 Technical Reference Manual
0xE0042000-0xE0042FFF	Cross Trigger Interface (CTI)	20.2 CTI register summary on page 289
0xE0044000-0xE00FEFFF	External Private Peripheral Bus (EPPB)	Access directed to Cortex®-M55 Core EPPB APB interface.
0xE00FF000-0xE00FFFFF	Processor ROM table	-

## 16.2.5 Advanced DSP debug capabilities

The Cortex®-M55 processor supports the *Digital Signal Processing* (DSP) Debug Extension to provide additional features for analyzing signal processing and compute software using the *Data Watchpoint and Trace* (DWT) and *Performance Monitoring Unit* (PMU).

For more information on the DSP Debug Extension, see the Arm®v8-M Architecture Reference Manual and include the following additional functionality to the processor.

The DSP debug capabilities supported are:

#### **DWT** value mask

Value matching using the DWT comparators, DWT\_COMPn, is extended to use a mask register DWT\_VMASKn. This allows events to be selected based on sub-word values or arbitrary bitfields. This is useful for analyzing data where only part of the data word is valid.

#### Halt request on PMU overflow

The processor can be configured to enter debug Halt when a PMU counter, which is configured to generate an interrupt overflow. This can be used to set up a hardware watchpoint which is triggered after a number of events have been observed in a system.

#### **Extended PMU events**

The DSP Debug Extension defines additional PMU events specific to M-profile debug and trace operation TRCEXTOUT, CTI\_TRIGOUT and DWT\_CMPMATCH. For more information on these events, see 17.2 PMU events on page 266.

# 17. Performance Monitoring Unit Extension

This chapter describes the Performance Monitoring Unit (PMU) Extension.

## 17.1 PMU features

The Cortex®-M55 processor *Data Watchpoint and Trace* (DWT) implements the *Performance Monitoring Unit* (PMU). This enables software to get information about events that are taking place in the processor and can be used for performance analysis and system debug.

The PMU supports eight 16-bit event counters and one 32-bit cycle counter. Each event counter can count one event from a list comprising both architectural and **IMPLEMENTATION DEFINED** events. For more information on PMU events, see 17.2 PMU events on page 266. The PMU also supports a chain function which allows the PMU to cascade two of the 16-bit counters into one 32-bit counter. Only odd event counters support the chain feature. PMU counters increment if the appropriate bit in PMU\_CNTENSET register is set.

The Arm®v8.1-M architecture specifies that operation of the PMU counters and DWT profiling counters is mutually exclusive. The Cortex®-M55 processor uses this requirement to share the state used for the counters.

The PMU cycle counter PMU\_CCNTR is an alias of the DWT\_CYCCNT register. All derived functions of the counter are available whenever either the DWT or the PMU enables the cycle counter. If the DWT is included in the processor, DWT\_CTRL.NOCYCCNT is RAZ.

#### **Generating interrupts**

If a counter is configured to generate an interrupt when it overflows, DEMCR.MON\_PEND is set to 1 to make a Debug Monitor exception pended with DFSR.PMU set to 1. The associated overflow bit programmed by PMU\_OVSSET and PMU\_OVSCLR indicates which counter triggered the exception. The interrupts are enabled if their corresponding bit programmed by PMU\_INTENSET and PMU\_INTENCLR is set and DEMCR.MON\_EN is 1.

#### **Exporting trace**

The PMU can export trace whenever the lower 8 bits of the counters overflow. The PMU issues an event counter packet with the appropriate counter flag set to 1. This occurs on counter increment only, not on software or debugger write. For each counter n, if the lower 8 bits of that counter overflows, the associated OVn bit of the event counter packet is set. If multiple counters overflow during the same period, multiple bits might be set.

The PMU can serve as an event source for the Cross Trigger Interface (CTI).

For more information on the registers mentioned in this section, see the Arm®v8-M Architecture Reference Manual.



The Performance Monitoring Unit (PMU) is included if the Data Watchpoint and Trace (DWT) is included in the processor. For more information on performance monitoring, see the Arm®v8.1-M Performance Monitoring User Guide Application Note.

## 17.2 PMU events

The following table shows the events that are generated and the numbers that the *Performance Monitoring Unit* (PMU) uses to reference the events.

#### Table 17-1: PMU events

Event number	Event mnemonic	PMU event bus bit	Event name
0x0000	SW_INCR	0	Instruction architecturally executed, condition code check pass, software increment
0x0001	L1I_CACHE_REFILL	1	L1 instruction cache linefill
0x0003	L1D_CACHE_REFILL	2	L1 data cache linefill
0x0004	L1D_CACHE	3	L1 data cache access
0x0006	LD_RETIRED	4	Instruction architecturally executed, condition code check pass, load
0x0007	ST_RETIRED	5	Instruction architecturally executed, condition code check pass, store
0x0008	INST_RETIRED	6	Instruction architecturally executed.
0x0009	EXC_TAKEN	7	Exception taken.
0x000A	EXC_RETURN	8	Instruction architecturally executed, condition code check pass, exception return.
0x000C	PC_WRITE_RETIRED	9	Instruction architecturally executed, condition code check pass, software change of the PC.
0x000D	BR_IMMED_RETIRED	10	Instruction architecturally executed, immediate branch.
0x000E	BR_RETURN_RETIRED	11	Instruction architecturally executed, condition code check pass, procedure return.
0x000F	UNALIGNED_LDST_RETIRED	12	Instruction architecturally executed, condition code check pass, unaligned load or store.
0x0011	CPU_CYCLES	14	Cycle.
0x0013	MEM_ACCESS	16	Data memory access.
0x0014	L1I_CACHE	17	L1 instruction cache access.
0x0015	L1D_CACHE_WB	18	L1 data cache write-back
0x0019	BUS_ACCESS	19	Any beat access to the M-AXI read interface, M-AXI write interface and any access to P-AHB interface
0x001A	MEMORY_ERROR	20	ECC error for TCMs and caches.
0x001D	BUS_CYCLES	22	Counts the number of cycles on which the M-AXI interface is clocked.

Event	Event mnemonic	PMU	Event name
number		event	
		bus bit	
0x001E	CHAIN	23	For an odd-numbered counter, increments when an overflow occurs on the preceding even-numbered counter on the same PE.
0x0021	BR_RETIRED	25	Instruction architecturally executed, branch.
0x0022	BR_MIS_PRED_RETIRED	26	Instruction architecturally executed, mispredicted branch.
0x0023	STALL_FRONTEND	27	If there are no instructions available from the fetch stage of the processor pipeline, the processor considers the front-end of the processor pipeline as being stalled.
0x0024	STALL_BACKEND	28	If there is an instruction available from the fetch stage of the pipeline but it cannot be accepted by the decode stage of the processor pipeline, the processor considers the back-end of the processor pipeline as being stalled.
0x0036	LL_CACHE_RD	29	L1 data cache read. For the Cortex®-M55 processor, this event is the same as L1_CACHE_RD.
0x0037	LL_CACHE_MISS_RD	30	L1 data cache read miss. For the Cortex®-M55 processor, this event is the same as L1D_CACHE_MISS_RD.
0x0039	L1D_CACHE_MISS_RD	31	L1 data cache read miss. For the Cortex®-M55 processor, this event is the same as LL_CACHE_MISS_RD.
0x003C	STALL	34	No operation sent for execution.
0x0040	L1D_CACHE_RD	38	L1 data cache read. For the Cortex®-M55 processor, this event is the same as LL_CACHE_RD.
0x0100	LE_RETIRED	39	Loop end instruction architecturally executed, entry registered in the LO_BRANCH_INFO cache.
0x0108	LE_CANCEL	43	LO_BRANCH_INFO cache containing a valid loop entry cleared while not in the last iteration of the loop.
0x0114	SE_CALL_S	45	Call to secure function, resulting in security state change.
0x0115	SE_CALL_NS	46	Call to Non-secure function, resulting in security state change
0x0118	DWT_CMPMATCH0	47	Data Watchpoint and Trace (DWT) comparator 0 match
0x0119	DWT_CMPMATCH1	48	DWT comparator 1 match
0x011A	DWT_CMPMATCH2	49	DWT comparator 2 match
0x011B	DWT_CMPMATCH3	50	DWT comparator 3 match
0x011C	DWT_CMPMATCH4	141	DWT comparator 4 match
0x011D	DWT_CMPMATCH5	142	DWT comparator 5 match
0x011E	DWT_CMPMATCH6	143	DWT comparator 6 match
0x011F	DWT_CMPMATCH7	144	DWT comparator 7 match
0x0200	MVE_INST_RETIRED	51	M-profile Vector Extension (MVE) instruction architecturally executed
0x0204	MVE_FP_RETIRED	53	MVE floating-point instruction architecturally executed.
0x0208	MVE_FP_HP_RETIRED	55	MVE half-precision floating-point instruction architecturally executed
0x020C	MVE_FP_SP_RETIRED	57	MVE single-precision floating-point instruction architecturally executed
0x0214	MVE_FP_MAC_RETIRED	59	MVE floating-point multiply or multiply accumulate instruction architecturally executed

Event	Event mnemonic	PMU	Event name
number		event	
		bus bit	
0x0224	MVE_INT_RETIRED	61	MVE integer instruction architecturally executed
0x0228	MVE_INT_MAC_RETIRED	63	MVE integer multiply or multiply-accumulate instruction architecturally executed
0x0238	MVE_LDST_RETIRED	65	MVE load or store instruction architecturally executed
0x023C	MVE_LD_RETIRED	67	MVE load instruction architecturally executed
0x0240	MVE_ST_RETIRED	69	MVE store instruction architecturally executed
0x0244	MVE_LDST_CONTIG_RETIRED	71	MVE contiguous load or store instruction architecturally executed
0x0248	MVE_LD_CONTIG_RETIRED	73	MVE contiguous load instruction architecturally executed
0x024C	MVE_ST_CONTIG_RETIRED	75	MVE contiguous store instruction architecturally executed
0x0250	MVE_LDST_NONCONTIG_RETIRED	77	MVE non-contiguous load or store instruction architecturally executed
0x0254	MVE_LD_NONCONTIG_RETIRED	79	MVE non-contiguous load instruction architecturally executed
0x0258	MVE_ST_NONCONTIG_RETIRED	81	MVE non-contiguous store instruction architecturally executed
0x025C	MVE_LDST_MULTI_RETIRED	83	MVE memory instruction targeting multiple registers architecturally executed
0x0260	MVE_LD_MULTI_RETIRED	85	MVE memory load instruction targeting multiple registers architecturally executed
0x0264	MVE_ST_MULTI_RETIRED	87	MVE memory store instruction targeting multiple registers architecturally executed
0x028C	MVE_LDST_UNALIGNED_RETIRED		MVE unaligned memory load or store instruction architecturally executed
0x0290	MVE_LD_UNALIGNED_RETIRED	91	MVE unaligned load instruction architecturally executed
0x0294	MVE_ST_UNALIGNED_RETIRED	93	MVE unaligned store instruction architecturally executed
0x0298	MVE_LDST_UNALIGNED_NONCONTIG_RETIRED	95	MVE unaligned non-contiguous load or store instruction architecturally executed
0x02A0	MVE_VREDUCE_RETIRED	97	MVE vector reduction instruction architecturally executed
0x02A4	MVE_VREDUCE_FP_RETIRED	99	MVE floating-point vector reduction instruction architecturally executed
0x02A8	MVE_VREDUCE_INT_RETIRED	101	MVE integer vector reduction instruction architecturally executed
0x02B8	MVE_PRED	102	Cycles where one or more predicated beats architecturally executed
0x02CC	MVE_STALL	103	Stall cycles caused by an MVE instruction
0x02CD	MVE_STALL_RESOURCE	104	Stall cycles caused by an MVE instruction because of resource conflicts
0x02CE	MVE_STALL_RESOURCE_MEM	105	resource conflicts
0x02CF	MVE_STALL_RESOURCE_FP	106	Stall cycles caused by an MVE instruction because of floating-point resource conflicts
0x02D0	MVE_STALL_RESOURCE_INT	107	Stall cycles caused by an MVE instruction because of integer resource conflicts
0x02D3	MVE_STALL_BREAK	108	Stall cycles caused by an MVE chain break
0x02D4	MVE_STALL_DEPENDENCY	109	Stall cycles caused by MVE register dependency
0x4007	ITCM_ACCESS	110	Instruction Tightly Coupled Memory (ITCM) access

Event	Event mnemonic	PMU	Event name
number		event	
		bus bit	
0x4008	DTCM ACCESS	111	Data Tightly Coupled Memory (DTCM) access
0x4010	TRCEXTOUT0	112	Embedded Trace Macrocell (ETM) external output 0
0x4011	TRCEXTOUT1	113	ETM external output 1
0x4012	TRCEXTOUT2	114	ETM external output 2
0x4013	TRCEXTOUT3	115	ETM external output 3
	CTI_TRIGOUT4	116	Cross Trigger Interface (CTI) output trigger 4
	CTI_TRIGOUT5	117	CTI output trigger 5
0x401A	CTI_TRIGOUT6	118	CTI output trigger 6
0x401B	CTI_TRIGOUT7	119	CTI output trigger 7
0xC000	ECC_ERR	120	One or more Error Correcting Code (ECC) errors detected
0xC001	ECC_ERR_MBIT	121	One or more multi-bit ECC errors detected
0xC010	ECC_ERR_DCACHE	122	One or more ECC errors in the data cache
0xC011	ECC_ERR_ICACHE	123	One or more ECC errors in the instruction cache
0xC012	ECC_ERR_MBIT_DCACHE	124	One or more multi-bit ECC errors in the data cache
0xC013	ECC_ERR_MBIT_ICACHE	125	One or more multi-bit ECC errors in the instruction cache
0xC020	ECC_ERR_DTCM	126	One or more ECC errors in the DTCM
0xC021	ECC_ERR_ITCM	127	One or more ECC errors in the ITCM
0xC022	ECC_ERR_MBIT_DTCM	128	One or more multi-bit ECC errors in the DTCM
0xC023	ECC_ERR_MBIT_ITCM	129	One or more multi-bit ECC errors in the ITCM
0xC100	PF_LINEFILL	130	The prefetcher starts a linefill.
0xC101	PF_CANCEL	131	The prefetcher stops prefetching.
0xC102	PF_DROP_LINEFILL	132	A linefill triggered by the prefetcher has been dropped because of lack of buffering.
0xC200	NWAMODE_ENTER	133	No-write allocate mode entry
0xC201	NWAMODE	134	Write-Allocate store is not allocated into the data cache due to nowrite-allocate mode
0xC300	SAHB_ACCESS	135	Read or write access on the S-AHB interface to the TCM
0xC301	PAHB_ACCESS	136	Read or write access to the P-AHB write interface
0xC302	AXI_WRITE_ACCESS	137	Any beat access to M-AXI write interface.
0xC303	AXI_READ_ACCESS	138	Any beat access to M-AXI read interface.
0xC400	DOSTIMEOUT_DOUBLE	139	Denial of Service timeout has fired twice and caused buffers to drain to allow forward progress
0xC401	DOSTIMEOUT_TRIPLE	140	Denial of Service timeout has fired three times and blocked the LSU to force forward progress
0xC402	CDE_INST_RETIRED	145	CDE instruction architecturally executed
0xC404	CDE_CX1_INST_RETIRED	147	CDE CX1 instruction architecturally executed
0xC406	CDE_CX2_INST_RETIRED	149	CDE CX2 instruction architecturally executed
0xC408	CDE_CX3_INST_RETIRED	151	CDE CX3 instruction architecturally executed
0xC40A	CDE_VCX1_INST_RETIRED	153	CDE VCX1 instruction architecturally executed

Event number	Event mnemonic	PMU event bus bit	Event name
0xC40C	CDE_VCX2_INST_RETIRED	155	CDE VCX2 instruction architecturally executed
0xC40E	CDE_VCX3_INST_RETIRED	157	CDE VCX3 instruction architecturally executed
0xC410	CDE_VCX1_VEC_INST_RETIRED	159	CDE VCX1 Vector instruction architecturally executed
0xC412	CDE_VCX2_VEC_INST_RETIRED	161	CDE VCX2 Vector instruction architecturally executed
0xC414	CDE_VCX3_VEC_INST_RETIRED	163	CDE VCX3 Vector instruction architecturally executed
0xC416	CDE_PRED	165	Cycles where one or more predicated beats of a CDE instruction architecturally executed
0xC417	CDE_STALL	166	Stall cycles caused by a CDE instruction
0xC418	CDE_STALL_RESOURCE	167	Stall cycles caused by a CDE instruction because of resource conflicts This event is equivalent to MVE_STALL_RESOURCE but for CDE instructions.
0xC419	CDE_STALL_DEPENDENCY	168	Stall cycles caused by a CDE register dependency. This event is equivalent to MVE_STALL_DEPENDENCY but for CDE instructions.
0xC41A	CDE_STALL_CUSTOM	169	Stall cycles caused by a CDE instruction are generated by the custom hardware.
0xC41B	CDE_STALL_OTHER	170	Stall cycles caused by a CDE instruction are not covered by the other counters.
0xC41C	PF_LF_LA_1	171	A data prefetcher line-fill request is made while the lookahead distance is 1.
0xC41D	PF_LF_LA_2	172	A data prefetcher line-fill request is made while the lookahead distance is 2.
0xC41E	PF_LF_LA_3	173	A data prefetcher line-fill request is made while the lookahead distance is 3.
0xC41F	PF_LF_LA_4	174	A data prefetcher line-fill request is made while the lookahead distance is 4.
0xC420	PF_LF_LA_5	175	A data prefetcher line-fill request is made while the lookahead distance is 5.
0xC421	PF_LF_LA_6	176	A data prefetcher line-fill request is made while the lookahead distance is 6.
0xC422	PF_BUFFER_FULL	177	A data prefetcher request is made while the buffer is full.
0xC423	PF_BUFFER_MISS	178	A load requires a line-fill which misses in the data prefetcher buffer.
0xC424	PF_BUFFER_HIT	179	A load access hits in the data prefetcher buffer.





• All events are exported to the external output signal EVENTBUS as a single cycle pulse allowing system level analysis of processor performance. In normal operation the EVENTBUS is only active when DWT, ITM, PMU or ETM trace is enabled. The EVENTBUS can be activated permanently by setting ACTLR.EVENTBUSEN.

# 17.3 PMU register summary

The following table shows the *Performance Monitoring Unit* (PMU) registers. Each of these registers are 32 bits wide.

For more information on these registers, see the Arm®v8-M Architecture Reference Manual.

Table 17-2: PMU register summary

Address	Name	Туре	Reset value	Description
0xE0003000-0xE000301C	PMU_EVCNTR0-7	RW	0x0000xxxx	Performance Monitoring Unit Event Counter Register
0xE000307C	PMU_CCNTR	RW	UNKNOWN	Performance Monitoring Unit Cycle Counter Register
0xE0003400-0xE000341C	PMU_EVTYPER0-7	RW	0x0000XXXX	Performance Monitoring Unit Event Type and Filter Register
0xE000347C	PMU_CCFILTR	-	-	Reserved, <b>RESO</b> .
0xE0003C00	PMU_CNTENSET	RW	0x00000000	Performance Monitoring Unit Count Enable Set Register
0xE0003C20	PMU_CNTENCLR	RW	0x00000000	Performance Monitoring Unit Count Enable Clear Register
0xE0003C40	PMU_INTENSET	RW	0x00000000	Performance Monitoring Unit Interrupt Enable Set Register
0xE0003C60	PMU_INTENCLR	RW	0x00000000	Performance Monitoring Unit Interrupt Enable Clear Register
0xE0003C80	PMU_OVSCLR	RW	0x00000000	Performance Monitoring Unit Overflow Flag Status Clear Register
0xE0003CA0	PMU_SWINC	WO	0x00000000	Performance Monitoring Unit Software Increment Register
0xE0003CC0	PMU_OVSSET	RW	0x00000000	Performance Monitoring Unit Overflow Flag Status Set Register
0xE0003E00	PMU_TYPE	RO	0x00A05F08	Performance Monitoring Unit Type Register
0xE0003E04	PMU_CTRL	RW	0x00000XXX	Performance Monitoring Unit Control Register
0xE0003FB8	PMU_AUTHSTATUS	RO	0x00XX00XX	Performance Monitoring Unit Authentication Status Register
0xE0003FBC	PMU_DEVARCH	RO	0x47700A06	Performance Monitoring Unit Device Architecture Register
0xE0003FCC	PMU_DEVTYPE	RO	0x00000016	Performance Monitoring Unit Device Type Register
0xE0003FD0	PMU_PIDR4	RO	0x00000004	Performance Monitoring Unit Peripheral Identification Register 4
0xE0003FE0	PMU_PIDRO	RO	0x000000D2	Performance Monitoring Unit Peripheral Identification Register 0
0xE0003FE4	PMU_PIDR1	RO	0x000000BD	Performance Monitoring Unit Peripheral Identification Register 1
0xE0003FE8	PMU_PIDR2	RO	0x000000B	Performance Monitoring Unit Peripheral Identification Register 2
0xE0003FEC	PMU_PIDR3	RO	0x00000000	Performance Monitoring Unit Peripheral Identification Register 3
0xE0003FF0	PMU_CIDR0	RO	0x000000D	Performance Monitoring Unit Component Identification Register 0
0xE0003FF4	PMU_CIDR1	RO	0x00000090	Performance Monitoring Unit Component Identification Register 1
0xE0003FF8	PMU_CIDR2	RO	0x0000005	Performance Monitoring Unit Component Identification Register 2
0xE0003FFC	PMU_CIDR3	RO	0x000000B1	Performance Monitoring Unit Component Identification Register 3

# 18. Instrumentation Trace Macrocell

This chapter describes the Instrumentation Trace Macrocell (ITM).

## 18.1 ITM features

The Cortex®-M55 processor optionally implements the *Instrumentation Trace Macrocell* (ITM) which has the following features.

- Trace data generation. This includes:
  - printf style debugging using the stimulus port registers which generate instrumentation packets.
  - Global and local timestamp packet generation.
  - Synchronization packet generation.
- Arbitration between trace packets, that is, prioritizing multiple sources and selecting a single source at a time.
  - External Data Watchpoint and Trace (DWT) packets and internally generated packets.
  - This arbitration is done using a fixed priority scheme of the order:
    - 1. Synchronization requests.
    - 2. Stimulus.
    - 3. DWT.
    - 4. Local and global timestamps.
- Buffering packets in the FIFO before sending them to a trace sink over an AMBA® ATB interface, which is typically a CoreSight<sup>™</sup> Trace Port Interface Unit (TPIU).
- Trace flush requests from the ATB interface.

The ITM functionality is predominantly architecturally defined. However, there are some **IMPLEMENTATION SPECIFIC** features.

For information on the architecturally-defined ITM functionality, see the Arm®v8-M Architecture Reference Manual.

The IMPLEMENTATION SPECIFIC information for the Cortex®-M55 ITM is detailed in this section.

#### **Stimulus Ports**

The ITM has 32 stimulus ports, the ITM\_STIMn registers. This implies one ITM\_TER register is included and ITM\_TPR[31:4] is RAZ/WI. For more information on these registers, see the Arm®v8-M Architecture Reference Manual.

The Security Extension does not require that any configuration registers are banked. The only requirement is that the trace is filtered appropriately. Therefore, the following apply.

- Both Security states share the same stimulus and configuration registers.
- No trace messages are generated when non-invasive debug is disabled.
- Secure trace messages are only generated when secure non-invasive debug is enabled.

#### **DWT** packets

The ITM arbitrates the various packets that are generated before inserting them into the FIFO. The only exception to this are the global timestamps. *Data Watchpoint and Trace* (DWT) packets are taken one at a time in the order that DWT arbitration determines. A bus similar to an ATB bus is used between the DWT and ITM.

The DWT and ITM can generate ITM synchronization packets, global timestamps, and DSYNC pulses for synchronizing the trace stream. These are generated when ITM\_TCR.SYNCENA is first enabled and then periodically generated using the DWT synchronization packet timer. For more information on the ITM\_TCR registers, see the Arm®v8-M Architecture Reference Manual. The DSYNC pulse causes frame synchronization within the Cortex®-M55 Trace Port Interface Unit (TPIU) when connected to the DSYNC input on the unit. For more information on TPIU frame synchronization, see the Arm® CoreSight™ Architecture Specification v3.0.

It is also possible for a downstream CoreSight<sup>™</sup> trace component to control when synchronization packets are generated by the ITM on ATB using the input SYNCREQI signal.

#### Local timestamp, LTS

The local timestamp counter is used to create a time delta between each LTS message.

#### Global timestamp, GTS

64-bit global timestamp packets can be generated from an external timer source.

#### **Busy flag conditions**

The ITM\_TCR register includes BUSY status bit that indicates when the ITM is processing events, including all internally generated and DWT packets.

For more information on the ITM\_TCR register, see Arm®v8-M Architecture Reference Manual.

#### Stimulus disabled bit

On read transactions, the ITM\_STIMn.FIFOREADY indicates whether the local stimulus FIFO or buffer is ready to accept data. For more information on the ITM\_STIMn register, see the Arm®v8-M Architecture Reference Manual.

#### Processor stalling for guaranteed trace

In some cases, the processor might need to be stalled to ensure that no trace data is lost because of FIFO overflow. This optional architectural feature can be enabled or disabled using the ITCM\_TCR.STALLENA field. Using this feature might affect processor performance.

# 18.2 ITM register summary

The following table shows the *Instrumentation Trace Macrocell* (ITM) registers whose implementation is specific to this processor.

Other registers are described in the Arm®v8-M Architecture Reference Manual.

Depending on the implementation of your processor, the ITM registers might not be present. Any register that is configured as not present reads as zero.



- You must enable DEMCR.TRCENA before you program or use the ITM.
- If the ITM stream requires synchronization packets, you must configure the synchronization packet rate in the DWT.

Table 18-1: ITM register summary

Address	Name	Туре	Reset	Description
0xE0000000-	ITM_STIM0- ITM_STIM31	RW	0x00000002	ITM Stimulus Port Registers 0-31
0xE000007C				
0xE0000E00	ITM_TER	RW	0x00000000	ITM Trace Enable Register
0xE0000E40	ITM_TPR	RW	0x00000000	18.3 ITM_TPR, ITM Trace Privilege Register on page 275
0xE0000E80	ITM_TCR	RW	0x00000000	ITM Trace Control Register
0xE0000EF0	INT_ITREAD	RO	0x00000000	18.6 ITM_ITREAD, Integration Read Register on page 277
0xE0000EF8	INT_ITWRITE	WO	0x00000000	18.5 ITM_ITWRITE, Integration Write Register on page 276
0xE0000F00	ITM_ITCTRL	WO	0x00000000	18.4 ITM_ITCTRL, ITM Integration Mode Control Register on page 275
0xE0000FBC	ITM_DEVARCH	RO	0x47701A01	ITM CoreSight <sup>™</sup> Device Architecture Register
0xE0000FCC	ITM_DEVTYPE	RW	0x00000043	ITM CoreSight <sup>™</sup> Device Type Register
0xE0000FD0	ITM_PIDR4	RO	0x0000004	ITM Peripheral identification registers
0xE0000FD4	ITM_PIDR5	RO	0x00000000	
0xE0000FD8	ITM_PIDR6	RO	0x00000000	
0xE0000FDC	ITM_PIDR7	RO	0x00000000	
0xE0000FE0	ITM_PIDR0	RO	0x000000D2	
0xE0000FE4	ITM_PIDR1	RO	0x000000BD	
0xE0000FE8	ITM_PIDR2	RO	0x0000000B	
0xE0000FEC	ITM_PIDR3	RO	0x00000000	
0xE0000FF0	ITM_CIDR0	RO	0x000000D	ITM Component identification registers
0xE0000FF4	ITM_CIDR1	RO	0x00000090	
0xE0000FF8	ITM_CIDR2	RO	0x0000005	
0xE0000FFC	ITM_CIDR3	RO	0x000000B1	

ITM registers are fully accessible in privileged mode.



In user mode:

- All registers can be read.
- Only the Stimulus registers and Trace Enable registers can be written, and only when the corresponding Trace Privilege Register bit is set.

• Writes to registers other than the Stimulus registers and Trace Enable registers are invalid and they are ignored.

When the Security Extension is included in the Cortex®-M55 processor and if Secure non-invasive debug authentication is not enabled, writes to the Stimulus registers from the software running in Secure state are ignored.

# 18.3 ITM\_TPR, ITM Trace Privilege Register

The ITM\_TPR enables an operating system to control the stimulus ports that are accessible by user code.

#### Usage constraints

You can only write to this register in privileged mode.

#### Configurations

This register is available if the ITM is configured in your implementation.

#### **Attributes**

See 18.2 ITM register summary on page 273 for more information.

The following figure shows the ITM\_TPR bit assignments.

Figure 18-1: ITM\_TPR bit assignments



The following table shows the ITM TPR bit assignments.

Table 18-2: ITM\_TPR bit assignments

Bits	Name	Function		
[31:4]	-	Reserved, <b>reso</b> .		
[3:0]	PRIVMASK	Bit mask to enable tracing on ITM stimulus ports:  Bit[0] Stimulus ports [7:0]. Bit[1] Stimulus ports [15:8]. Bit[2] Stimulus ports [23:16]. Bit[3] Stimulus ports [31:24].		

# 18.4 ITM\_ITCTRL, ITM Integration Mode Control Register

The ITM\_ITCTRL controls whether the trace unit is in integration mode.

Usage constraints


- Accessible from the memory-mapped interface or from an external agent such as a debugger.
- Arm recommends that you perform a debug reset after using integration mode. This register is write only and is only accessible in privilege mode.

Configurations Attributes Available in all configurations.

See 18.2 ITM register summary on page 273 for more information.

The following figure shows the ITM ITCTRL bit assignments.

Figure 18-2: ITM\_ITCTRL bit assignments



The following table shows the ITM\_ITCTRL bit assignments.

Table 18-3: ITM\_ITCTRL bit assignments

Bits	Name	Function
[31:1]	-	Reserved, RESO.
[0]	IME	Integration mode enable bit. The possible values are:  O The trace unit is not in integration mode.  1 The trace unit is in integration mode. This mode enables:
		<ul><li>A debug agent to perform topology detection.</li><li>SoC test software to perform integration testing.</li></ul>

# 18.5 ITM\_ITWRITE, Integration Write Register

ITM ITWRITE is used for integration testing.

Usage constraints

This register is write only, and all reads are ignored. When ITM\_ITCTRL.IME is not set and the processor is in privilege mode, then you can still write to this register. However, if the processor is not in privilege mode, then you cannot write to this register.

**Configurations** This

This register is:

• Only present in integration mode, when ITM ITCTRL.IME is set to 1.


• Available in all configurations.

#### **Attributes**

See 18.2 ITM register summary on page 273 for more information.

The following figure ITM\_ITWRITE shows the bit assignments.

#### Figure 18-3: ITM\_ITWRITE bit assignments



The following table shows the ITM ITWRITE bit assignments.

#### Table 18-4: ITM\_ITWRITE bit assignments

Bits	Name	Function
[31:2]	Reserved	RESO
[1]		When ITM_ITCTRL.IME is set, the value of this bit determines the value of AFREADYI. For more information on AFREADYI, see C.20 ITM interface signals on page 383.
[0]		When ITM_ITCTRL.IME is set, the value of this bit determines the value of ATVALIDI. For more information on ATVALIDI, see C.20 ITM interface signals on page 383.

# 18.6 ITM\_ITREAD, Integration Read Register

ITM ITREAD is used for integration test.

# Usage constraints

This is a read-only register, and all writes are ignored. If ITM\_ITCTRL.IME has not been set at all, then ITM\_ITREAD.AFVALID and ITM\_ITREAD\_ATREADY bits return zero. However, in the case where ITM\_ITCTRL.IME has been set at least once before, but is currently not set, then ITM\_ITREAD.AFVALID and ITM\_ITREAD.ATREADY return the previously stored AFVALIDI and ATREADYI values respectively.

#### Configurations

This register is:


- Only present in integration mode, when ITM ITCTRL.IME is set to 1.
- Available in all configurations.

#### **Attributes**

See 18.2 ITM register summary on page 273 for more information.

The following figure ITM\_ITREAD shows the bit assignments.

Figure 18-4: ITM\_ITREAD bit assignments



The following table shows the ITM\_ITREAD bit assignments.

### Table 18-5: ITM\_ITREAD bit assignments

Bits	Name	Function
[31:2]	Reserved	RESO
[1]		When ITM_ITCTRL.IME is set, when this bit is read, it returns the value of AFVALIDI. When ITM_ITCTRL.IME is not set, this bit returns zero. For more information on AFVALIDI, see C.20 ITM interface signals on page 383.
[0]		When ITM_ITCTRL.IME is set, when this bit is read, it returns the value of ATREADYI. When ITM_ITCTRL.IME is not set, this bit returns zero. For more information on ATREADYI, see C.20 ITM interface signals on page 383.

# 19. Data Watchpoint and Trace unit

This chapter describes the Data Watchpoint and Trace (DWT) unit.

## 19.1 DWT features

The Cortex®-M55 processor Data Watchpoint and Trace (DWT) unit has the following features:

- Watchpoints
- Data tracing
- Trace control signaling based on comparator match which can be used to control the optional *Embedded Trace Macrocell* (ETM) and *Cross Trigger Interface* (CTI) if they are configured in the processor
- Program Counter (PC) tracing
- Cycle count matching
- Additional PC sampling:
  - PC sample trace output as a result of a cycle count event
  - External PC sampling using a PC sample register
- Exception tracing
- Match event tracing
- Performance profiling counters
- An implementation of the *Performance Monitoring Unit* (PMU), sharing the event counters with the regular Cortex®-M profiling counters. PMU events can be traced through the *Instrumentation Trace Macrocell* (ITM) and can be used to raise interrupts
- Support for the Digital Signal Processing (DSP) extension

The DWT receives data transactions and instruction execution information from the processor core. Exception information and core profiling information is also delivered to the DWT from the processor core. The DWT comparators can be configured for two simultaneous data value comparisons.

The DWT compares instruction and data information using the comparators that are programmed according to the debug architecture. The results of these comparisons and any profiling counter and exception information are passed to the packet generator so it can generate, buffer, and arbitrate packets to be sent to the ITM.

Additional functionality includes ETM triggers using the CMPMATCH signals and invasive watchpoint debugging.

According to the architecture, all DWT debug events are asynchronous and are not recognized on the instruction which caused the event. Therefore the DWT PC-matching functionality cannot be used to implement breakpoints in the processor.

The Cortex®-M55 processor DWT supports tracing of exceptions using an interface to the processor. The exception state information is determined from the processor core exception control signals which indicate the following events:

- Idle.
- Exception entry.
- Exception exit.
- Exception return.

When exception trace is enabled in DWT\_CTRL.EXCTRCENA, these events cause the DWT to output exception packets to the ITM.

Data Trace Data Address packets are generated when there is a data address range match and if the comparator pair has been programmed accordingly. For more information on Data Trace Data Address packets, see the Arm®v8-M Architecture Reference Manual.



When there is a data address range match where the address of the first access is below the lower limit of the programmed address range, the Data Trace Data Address packet that is generated contains the address of the first access instead of the address of the first matching access. In this case, however, debugger tools can reconstruct the address of the first matching access by considering the following:

- A Data Trace Data Address packet has been generated, implying that there is a data address range match.
- The data address that is stored in the Data Trace Data Address packet is lower than the programmed lower range limit.

Therefore, the debugger tool can reconstruct the address of the first matching access to be equal to the programmed lower limit value of the address range.

# 19.2 DWT debug access control

The Data Watchpoint and Trace (DWT) features are dependent on whether DEMCR.TRCENA is set to enable trace and whether invasive or non-invasive debug is allowed at a given security level.

Invasive debug could possibly change the state of the processor. Non-invasive debug guarantees not to interfere or change the state of the processor. Both invasive and non-invasive debug provide memory access control, but there are certain restrictions on memory access control for non-invasive debug. For more information, see the Arm®v8-M Architecture Reference Manual.

The following table lists the DWT features for the possible invasive and non-invasive debug options.

Table 19-1: DWT debug access control

DEMCR.TRCENA	Invasive debug	Non-invasive debug	DWT features
0	Disabled	Disabled	No DWT watchpoints.
			Debugger accesses are blocked, except for CoreSight <sup>™</sup> ID registers.
			Profiling and Performance Monitoring Unit (PMU) counters disabled. The DWT_CYCCNT (cycle counter) is disabled.
			Exception trace disabled.
			All comparators are disabled. This implies that there is no data and instruction trace.
			DWT_PCSR reads 0xffffffff.
	-	Enabled	No DWT watchpoints.
			Profiling and PMU counters disabled. The DWT_CYCCNT (cycle counter) is disabled.
			Exception trace disabled.
			All comparators are disabled. This implies that there is no data and instruction trace.
			DWT_PCSR reads 0xfffffff.
1	Disabled	Disabled	No DWT watchpoints.
			Debugger accesses are blocked, except for CoreSight™ ID registers.
			Profiling and PMU counters disabled. The DWT_CYCCNT (cycle counter) is not disabled.
			Exception trace disabled.
			All comparators are disabled. This implies that there is no data and instruction trace.
			DWT_PCSR reads 0xfffffff.
	Disabled	Enabled	No DWT watchpoints.
			Profiling and PMU counters enabled.
			Exception trace enabled.
			All comparators are enabled. This implies that there is data and instruction trace.
	Enabled	Enabled	Full DWT functionality.



For a description of DEMCR and DWT\_PCSR, see the Arm®v8-M Architecture Reference Manual.

# 19.3 DWT comparators

The Data Watchpoint and Trace (DWT) comparators offer various features which are adjusted based on the number of comparators supported in the Cortex®-M55 processor configuration.

The Arm debug architecture includes the facility to match on any address range by linking two comparators together, one marking the start of the range and the other marking the end of the range.

The following table shows the two comparator configuration, also referred to as the reduced set configuration.

Table 19-2: Two comparators configuration

Comparator number	Instruction address matching	Data address matching	· ·		Supports linking?
0	Yes	Yes	Yes	No	No
1	Yes	Yes	No	Yes	Yes

The following table shows the four comparator configuration, also referred to as the mid set configuration.

Table 19-3: Four comparators configuration

Comparator number		Data address matching	Cycle count matching	Data value matching	Supports linking?
0	Yes	Yes	Yes	No	No
1	Yes	Yes	No	No	Yes
2	Yes	Yes	No	No	No
3	Yes	Yes	No	Yes	Yes

The following table shows the eight comparator configuration, also referred to as the full set configuration.

Table 19-4: Eight comparators configuration

Comparator number	Instruction address matching	Data address matching	Cycle count matching	Data value matching	Supports linking?
0	Yes	Yes	Yes	No	No
1	Yes	Yes	No	Yes	Yes
2	Yes	Yes	No	No	No
3	Yes	Yes	No	Yes	Yes
4	Yes	Yes	No	No	No
5	Yes	Yes	No	No	Yes
6	Yes	Yes	No	No	No
7	Yes	Yes	No	No	Yes

• If linking is enabled on comparator 1, then there is no support for cycle count matching.





- If the Cortex®-M55 processor is configured to include the *Embedded Trace Macrocell*, then the DWT can control trace start and stop functionality based on the comparator results using the CMPMATCH event, which is programmed using the DWT FUNCTION registers.
- DBGLVL parameter determines whether two, four, or eight DWT comparators are included.

# 19.4 Cycle counter and profiling counters

The Cortex®-M55 DWT supports a cycle counter and profiling counters.

#### Cycle counter

When enabled in DWT\_CTRL, the 32-bit cycle counter, DWT\_CYCCNT, increments each cycle unless the processor is in debug halt state. When the cycle counter is disabled, all functionality associated with the cycle counter is also disabled.

If the processor includes support for the Security Extension then the DWT\_CTRL.CYCDISS bit field disables the cycle counter increment when the processor is executing secure code. This can be useful for generating CPI measurements for Non-secure applications.

#### **Profiling counters**

The profiling counters can be configured to generate events on overflow using DWT CTRL fields.

#### CPI Counter (DWT\_CPICNT)

The 8-bit CPI counter is incremented for every additional cycle, that is, greater than one taken to execute a non-load or store instruction. This counter must also be incremented for every cycle where fetch is stalled.

#### **Exception Overhead Counter (DWT\_EXCCNT)**

The 8-bit Exception Overhead Counter is incremented for every cycle associated with exception entry and return. This includes stacking, unstacking, and preemption and tail-chaining, in cases where additional registers must be stacked due to a change in Security state between exceptions. Register stacking associated with floating-point lazy context saving is also included in this counter.

#### Sleep Overhead Counter (DWT\_SLEEPCNT)

The 8-bit Sleep Overhead Counter is incremented for every cycle associated for power saving. For example, WFI and WFE exceptions.

#### Load-Store Counter (DWT\_LSUCNT)

The 8-bit Load-Store Counter is incremented for every additional cycle that is greater than one taken to execute a load-store instruction.

#### Fold Counter (DWT\_FOLDCNT)

The 8-bit Fold Counter counts folded instructions and increments for every instruction executed in zero cycles. All folded instructions are dual-issued. For example, for a dual-issued pair of instructions, the counter increments by one to reflect this.

# 19.5 DWT register summary

The following table shows the *Data Watchpoint and Trace* (DWT) registers. Depending on the implementation of your processor, some of these registers might not be present. Any register that is configured as not present reads as zero.

Table 19-5: DWT register summary

Address	Name	Type	Reset value		Description
0xE0001000	DWT_CTRL	RW	Possible reset va	lues are:	DWT Control Register
			0x48000000 0x40000000 0x88000000	Reduced DWT with no Instrumentat Trace Macrocell (ITM) trace Reduced DWT with ITM trace Full DWT with no ITM trace Full DWT with trace Full TM trace Full TM trace TH TH TRACE TH TH TRACE TH TH TRACE TH TH TH TRACE TH	ion
0xE0001004	DWT_CYCCNT	RW	UNKNOWN		DWT Cycle Count Register
0xE0001008	DWT_CPICNT	RW	0x000000XX		DWT CPI Count Register
0xE000100C	DWT_EXCCNT	RW	0x000000XX		DWT Exception Overhead Count Register
0xE0001010	DWT_SLEEPCNT	RW	0x000000XX		DWT Sleep Count Register
0xE0001014	DWT_LSUCNT	RW	0x000000XX		DWT LSU Count Register
0xE0001018	DWT_FOLDCNT	RW	0x000000XX		DWT Folded-instruction Count Register
0xE000101C	DWT_PCSR	RO	UNKNOWN		DWT Program Counter Sample Register

Address	Name	Туре	Reset value	Description
0xE0001020	DWT_COMP0	RW	UNKNOWN	DWT Comparator Register 0
0xE0001028	DWT_FUNCTION0	RW	0x58000000	DWT Function Register 0
0xE0001030	DWT_COMP1	RW	UNKNOWN	DWT Comparator Register 1
0xE0001038	DWT_FUNCTION1	RW	0xF0000000	DWT Function Register 1
0xE0001040	DWT_COMP2	RW	UNKNOWN	DWT Comparator Register 2
0xE0001048	DWT_FUNCTION2	RW	0x50000000	DWT Function Register 2
0xE0001050	DWT_COMP3	RW	UNKNOWN	DWT Comparator Register 3
0xE0001058	DWT_FUNCTION3	RW	Possible reset values are:	DWT Function Register 3
			0xD0000000 Reduced DWT 0xF0000000 Full DWT	
0xE0001060	DWT_COMP4	RW	UNKNOWN	DWT Comparator Register 4 Can only be used for watchpoint and CMPMATCH triggers. Does not include data value or Trace support.
0xE0001068	DWT_FUNCTION4	RW	0x50000000	DWT Function Register 4
0xE0001070	DWT_COMP5	RW	UNKNOWN	DWT Comparator Register 5 Can only be used for watchpoint and CMPMATCH triggers. Does not include data value or Trace support.
				Can be linked to DWT_COMP4 to perform linked comparisons when DBGLVL=2.
0xE0001078	DWT_FUNCTION5	RW	0xD0000000	DWT Function Register 6
0xE0001080	DWT_COMP6	RW	UNKNOWN	DWT Comparator Register 6 Can only be used for watchpoint and CMPMATCH triggers. Does not include data value or Trace support.
0xE0001088	DWT_FUNCTION6	RW	0x50000000	DWT Function Register 6
0xE0001090	DWT_COMP7	RW	UNKNOWN	DWT Comparator Register 7 Can only be used for watchpoint and CMPMATCH triggers. Does not include data value or Trace support.  Can be linked to DWT_COMP6 to perform linked comparisons when DBGLVL=2.
0xE0001098	DWT_FUNCTION7	RW	0xD0000000	DWT Function Register 7
	DWT_VMASK1	RW	UNKNOWN	DWT Comparator Value Mask Register 0-14
0xE000105C	DWT_VMASK3	RW		DWT_VMASK3 is only present when DBGLVL=2. That is, when the processor is configured to have full set debug functionality, with eight DWT and eight BPU comparators.
				A maximum of two DWT_VMASK registers can be active. When DBGLVL=2, the comparators support two data value comparisons. Only comparators that can perform data value matching have corresponding DWT_VMASK registers. For more information on comparator configuration, see 19.3 DWT comparators on page 281
0xE0001FBC	DWT_DEVARCH	RO	0x47711A02	DWT Device Type Architecture register
0xE0001FCC	DWT_DEVTYPE	RO	0x0000000	DWT Device Type Identifier register

Address	Name	Туре	Reset value	Description	
0xE0001FD0	DWT_PIDR4	RO	0x0000004	DWT Peripheral identification registers 0-7	
0xE0001FD4	DWT_PIDR5	RO	0x0000000		
0xE0001FD8	DWT_PIDR6	RO	0x0000000		
0xE0001FDC	DWT_PIDR7	RO	0x0000000		
0xE0001FE0	DWT_PIDR0	RO	0x000000D2		
0xE0001FE4	DWT_PIDR1	RO	0x00000BD		
0xE0001FE8	DWT_PIDR2	RO	0x0000000B		
0xE0001FEC	DWT_PIDR3	RO	0x0000000		
0xE0001FF0	DWT_CIDR0	RO	0x000000D	DWT Component identification registers 0-3	
0xE0001FF4	DWT_CIDR1	RO	0x00000090		
0xE0001FF8	DWT_CIDR2	RO	0x00000005		
0xE0001FFC	DWT_CIDR3	RO	0x000000B1		

DWT registers are described in the Arm®v8-M Architecture Reference Manual.



- DWT\_COMP4, DWT\_COMP5, DWT\_COMP6, and DWT\_COMP7 can only be used for watchpoint and CMPMATCH and triggers and do not include data value or Trace support.
- DWT\_COMP5 can be linked to DWT\_COMP4 to perform linked comparisons when <code>pbglvl=2</code>.
- DWT\_COMP7 can be linked to DWT\_COMP6 to perform linked comparisons when pbglvl=2.

# 20. Cross Trigger Interface

This chapter describes the Cross Trigger Interface (CTI).

## 20.1 CTI features

The Cortex®-M55 processor *Cross Trigger Interface* (CTI) enables the processor debug logic and the *Embedded Trace Macrocell* (ETM) to interact with each other and with additional CoreSight™ debug and trace components in the system. This is done using trigger events across a standard interface and protocol. This allows software running on Cortex®-M55 to be debugged efficiently in both single processor systems and larger systems containing multiple processors.

The CTI is connected to a number of trigger inputs and outputs. The Cortex®-M55 CTI includes an external CTI channel interface with four input and four output channels. The input channel must be synchronous to CLKIN. The following figure shows the processor, ETM, CTI, and the available trigger input and output connections.

If the processor is configured with an ETM:

Triggers 0-3 are connected to the event input and output signals.



• Up to a maximum of three *Data Watchpoint and Trace* (DWT) comparators (0, 1, and 2) can trigger events using CMPMATCH.

If the processor is not configured with an ETM, then the relevant triggers are not connected to the event input and output signals, and they are tied LOW.

When eight DWT comparators are configured in the processor, comparators 4, 5, 6 and 7 outputs are not used by the CTI.

-External debug request--Debug request-←External restart request--Restart request Processor CTI input Interrupt requestschannels Processor halted-CTI DWT comparator outputs-\_CTI output\_ channels -ETM event outputs-ETM -ETM event inputs-

Figure 20-1: Cortex®-M55 processor CTI trigger connections

The following tables show the Cortex®-M55 processor CTI trigger signals assignment.

Table 20-1: Cortex®-M55 processor CTI input trigger signals assignment

Signal	Description	Connection	Acknowledge, handshake
CTITRIGIN[7]	Unused	ETM to CTI	Pulsed
CTITRIGIN[6]	Unused	Note:  If the ETM is not included, bits	
CTITRIGIN[5]	ETM Event Output 1 [4] and [5] are unused and tied		
CTITRIGIN[4]	ETM Event Output 0 or DWT Comparator Output 3	LOW.	
CTITRIGIN[3]	DWT Comparator Output 2	Processor to CTI	
CTITRIGIN[2]	DWT Comparator Output 1		
CTITRIGIN[1]	DWT Comparator Output 0		
CTITRIGIN[0]	Processor halted		

Table 20-2: Cortex®-M55 processor CTI output trigger signals assignment

Signal	Description	Connection	Acknowledge, handshake	
CTITRIGOUT[7]	ETM Event Input 3	CTI to ETM	Pulsed	
CTITRIGOUT[6]	ETM Event Input 2	Note:  If the ETM is not included,		
CTITRIGOUT[5]	ETM Event Input 1	bits[7:4] are unused and the		
CTITRIGOUT[4]	ETM Event Input 0	output is left untied.		
CTITRIGOUT[3]	Interrupt Request 1	CTI to system	Acknowledged by software	
CTITRIGOUT[2]	GOUT[2] Interrupt Request 0		writing to CTI_INTACK register in the interrupt service routine.	
CTITRIGOUT[1]	Processor Restart Request	CTI to processor	Processor restarted	

Signal	Description	Connection	Acknowledge, handshake
CTITRIGOUT[0]	Processor Debug Halt Request		Acknowledged by the debugger writing to the CTI_INTACK register.



The ETM is an optional licensable component. For more information on the ETM, see  $Arm^{\text{@}}$  CoreSight<sup>M</sup> ETM-M55 Technical Reference Manual.

# 20.2 CTI register summary

The following table shows the *Cross Trigger Interface* (CTI) programmable registers, with address offset, type, and reset value for each register.

Table 20-3: CTI register summary

Address	Name	Туре	Reset value	Description
0xE0042000	CTI_CONTROL	RW	0x00000000	20.3 CTI_CONTROL, CTI Control Register on page 290
0xE0042010	CTI_INTACK	WO	0x0000000X	20.4 CTI_INTACK, CTI Interrupt Acknowledge Register on page 291
0xE0042014	CTI_APPSET	RW	0x00000000	20.5 CTI_APPSET, CTI Application Channel Set Register on page 292
0xE0042018	CTI_APPCLEAR	WO	0x00000000	20.6 CTI_APPCLR, CTI Application Channel Clear Register on page 293
0xE004201C	CTI_APPPULSE	WO	0x00000000	20.7 CTI_APPPULSE, CTI Application Channel Pulse Register on page 294
0xE0042020	CTI_INEN0	RW	0x00000000	
0xE0042024	CTI_INEN1	RW	0x00000000	page 294
0xE0042028	CTI_INEN2	RW	0x00000000	
0xE004202C	CTI_INEN3	RW	0x00000000	
0xE0042030	CTI_INEN4	RW	0x00000000	
0xE0042034	CTI_INEN5	RW	0x00000000	
0xE0042038	CTI_INEN6	-	-	Reserved
0xE004203C	CTI_INEN7	-	-	
0xE00420A0	CTI_OUTEN0	RW	0x00000000	20.9 CTI_OUTEN <n>, n=0-7, CTI Channel <n> to Trigger Enable Register on</n></n>
0xE00420A4	CTI_OUTEN1	RW	0x00000000	page 296
0xE00420A8	CTI_OUTEN2	RW	0x00000000	
0xE00420AC	CTI_OUTEN3	RW	0x00000000	
0xE00420B0	CTI_OUTEN4	RW	0x00000000	
0xE00420B4	CTI_OUTEN5	RW	0x00000000	
0xE00420B8	CTI_OUTEN6	RW	0x00000000	
0xE00420BC	CTI_OUTEN7	RW	0x00000000	
0xE0042130	CTI_TRIGINSTATUS	RO	UNKNOWN	20.10 CTI_TRIGINSTATUS, CTI Trigger Input Status Register on page 297
0xE0042134	CTI_TRIGOUTSTATUS	RO	UNKNOWN	20.11 CTI_TRIGOUTSTATUS, CTI Trigger Output Status Register on page 298

Address	Name	Туре	Reset value	Description
0xE0042138	CTI_CHINSTATUS	RO	0x0000000X	20.12 CTI_CHINSTATUS, CTI Channel Input Status Register on page 299
0xE004213C	CTI_CHOUTSTATUS	RO	0x0000000X	20.13 CTI_CHOUTSTATUS, CTI Channel Output Status Register on page 300
0xE0042140	CTI_CHANNELGATE	RW	0x000000F	20.14 CTI_CHANNELGATE, CTI Channel Gate Register on page 300
0xE0042EE4	CTI_ITCHOUT	WO	0x00000000	20.15 CTI_ITCHOUT, Integration Test Channel Output Register on page 301
0xE0042EE8	CTI_ITTRIGOUT	WO	0x0000000	20.16 CTI_ITTRIGOUT, Integration Test Trigger Output Register on page 302
0xE0042EF4	CTI_ITCHIN	RO	0x00000000	20.17 CTI_ITCHIN, Integration Test Channel Input Register on page 304
0xE0042EF8	CTI_ITTRIGIN	RO	0x00000000	20.18 CTI_ITTRIGIN, Integration Test Trigger Input Register on page 304
0xE0042F00	CTI_ITCONTROL	RW	0x00000000	20.19 CTI_ITCONTROL, Integration Mode Control Register on page 306
0xE0042FBC	CTI_DEVARCH	RO	0x47701A14	20.20 CTI_DEVARCH, Device Architecture Register on page 306
0xE0042FC8	CTI_DEVID	RO	0x01040800	20.21 CTI_DEVID, Device Configuration Register on page 307
0xE0042FCC	CTI_DEVTYPE	RO	0x0000014	20.22 CTI_DEVTYPE, Device Type Identifier Register on page 308
0xE0042FD0	CTI_PIDR4	RO	0x0000004	20.23 CTI_PIDR4, Peripheral Identification Register 4 on page 309
0xE0042FD4	CTI_PIDR5	RO	0x00000000	20.24 CTI_PIDR5, Peripheral Identification Register 5 on page 310
0xE0042FD8	CTI_PIDR6	RO	0x00000000	20.25 CTI_PIDR6, Peripheral Identification Register 6 on page 310
0xE0042FDC	CTI_PIDR7	RO	0x00000000	20.26 CTI_PIDR7, Peripheral Identification Register 7 on page 311
0xE0042FE0	CTI_PIDR0	RO	0x000000D2	20.27 CTI_PIDRO, Peripheral Identification Register 0 on page 312
0xE0042FE4	CTI_PIDR1	RO	0x000000BD	20.28 CTI_PIDR1, Peripheral Identification Register 1 on page 313
0xE0042FE8	CTI_PIDR2	RO	0x000000B	20.29 CTI_PIDR2, Peripheral Identification Register 2 on page 313
0xE0042FEC	CTI_PIDR3	RO	0x00000000	20.30 CTI_PIDR3, Peripheral Identification Register 3 on page 314
0xE0042FF0	CTI_CIDR0	RO	0x000000D	20.31 CTI_ CIDRO, Component Identification Register 0 on page 315
0xE0042FF4	CTI_CIDR1	RO	0x00000090	20.32 CTI_ CIDR1, Component Identification Register 1 on page 316
0xE0042FF8	CTI_CIDR2	RO	0x0000005	20.33 CTI_ CIDR2, Component Identification Register 2 on page 317
0xE0042FFC	CTI_CIDR3	RO	0x000000B1	20.34 CTI_ CIDR3, Component Identification Register 3 on page 317

# 20.3 CTI\_CONTROL, CTI Control Register

The CTI\_CONTROL register enables and disables the Cross Trigger Interface (CTI).

## Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

#### Configurations


This register is always implemented when the CTI is included.

## **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_CONTROL bit assignments.

Figure 20-2: CTI\_CONTROL bit assignments



The following table describes the CTI\_CONTROL bit assignments.

Table 20-4: CTI\_CONTROL bit assignments

Field	Name	Туре	Description
[31:1]	Reserved	-	RESO
[0]	CTIEN	RW	Enable control.  O CTI disabled.  1 CTI enabled.  The reset value is 0b0.

# 20.4 CTI\_INTACK, CTI Interrupt Acknowledge Register

The CTI\_INTACK register is a software acknowledge for trigger outputs. This register is a bit map that allows selective clearing of trigger output events.

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

# Configurations

This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_INTACK bit assignments.

Figure 20-3: CTI\_INTACK bit assignments



The following table describes the CTI\_INTACK bit assignments.

#### Table 20-5: CTI\_INTACK bit assignments

Field	Name	Туре	Description
[31:4]	Reserved	-	RESO
[3:0]	INTACK		Acknowledges the corresponding CTITRIGOUT[3:0] output.  Note: INTACK[1] is reserved. Writing Ox1 to this bit has no effect.

# 20.5 CTI\_APPSET, CTI Application Channel Set Register

The CTI\_APPSET register allows software to set any channel output. Software can use this register to generate a channel event in place of a hardware source on a trigger input.

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

#### Configurations

This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI APPSET bit assignments.

## Figure 20-4: CTI\_APPSET bit assignments



The following table describes the CTI APPSET bit assignments.

## Table 20-6: CTI\_APPSET bit assignments

Field	Name	Туре	Description
[31:4]	Reserved	-	RESO

Field	Name	Туре	Description
[3:0]	APPSET	RW	Sets the corresponding internal channel flag.
			<ul> <li>For reads, the application channel is inactive. For writes, this field has no effect.</li> <li>For reads, the application channel is active. For writes, this field sets the channel output.</li> </ul>
			The reset value is 0b0000.

# 20.6 CTI\_APPCLR, CTI Application Channel Clear Register

The CTI\_APPCLR register allows software to clear any channel output. Software can use this register to clear a channel event instead of a hardware source on a trigger input.

# Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

# Configurations


This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_APPCLR bit assignments.

Figure 20-5: CTI\_APPCLR bit assignments



The following table describes the CTI APPCLR bit assignments.

## Table 20-7: CTI\_APPCLR bit assignments

Field	Name	Туре	Description
[31:4]	Reserved	-	RESO .

Field	Name	Туре	Description
[3:0]	APPCLEAR	RW	Clears the corresponding internal channel flag.  O This value has no effect. This value clears the channel output.
			The reset value is 0b0000.

# 20.7 CTI\_APPPULSE, CTI Application Channel Pulse Register

The CTI\_APPPULSE register allows software to pulse any channel output. Software can use this register to pulse a channel event in place of a hardware source on a trigger input.

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

## Configurations

This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_APPPULSE bit assignments.

## Figure 20-6: CTI\_APPPULSE bit assignments



The following table describes the CTI APPPULSE bit assignments.

# Table 20-8: CTI\_APPPULSE bit assignments

Field	Name	Туре	Description
[31:4]	Reserved	-	RESO
[3:0]	APPPULSE	WO	Pulses the channel outputs.
			<ul><li>This value has no effect.</li><li>Pulse channel event for one clock cycle.</li></ul>

# 20.8 CTI\_INEN<n>, n=0-5, CTI Trigger <n> to Channel Enable Register

The CTI INEN<n> registers map trigger inputs to channels in the cross trigger system.

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

### Configurations

This register is always implemented when the CTI is included.

#### **Attributes**

These are 32-bit registers. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_INEN<n> bit assignments, where n=0-5.

Figure 20-7: CTI\_INEN<n> bit assignments, where n=0-5



The following table describes the CTI\_INEN<n> bit assignments, where n=0-5.

Table 20-9: CTI\_INEN<n> bit assignments, where n=0-5

Field	Name	Туре	Description
[31:4]	Reserved	-	RESO
[3:0]	TRIGINEN	RW	<ul> <li>Trigger input to channel mapping.</li> <li>Input trigger events are ignored by the corresponding channel.</li> <li>When an event is received on CTITRIGIN, an event is generated on the channel corresponding to this bit.</li> </ul> The reset value is 0b0000.

The following table provides more information on CTITRIGIN bit mapping.

Table 20-10: Cortex®-M55 processor CTI input trigger signals assignment

Signal	Description	Connection	Acknowledge, handshake
CTITRIGIN[7]	Unused	ETM to CTI	Pulsed
CTITRIGIN[6]	Unused	Note: If the ETM is not included, bits [4] and [5] are unused and tied LOW.	
CTITRIGIN[5]	ETM Event Output 1		
CTITRIGIN[4]	ETM Event Output 0 or DWT Comparator Output 3		

Signal	Description	Connection	Acknowledge, handshake
CTITRIGIN[3]	DWT Comparator Output 2	Processor to CTI	
CTITRIGIN[2]	DWT Comparator Output 1		
CTITRIGIN[1]	DWT Comparator Output 0		
CTITRIGIN[0]	Processor halted		

# 20.9 CTI\_OUTEN<n>, n=0-7, CTI Channel <n> to Trigger Enable Register

The CTI\_OUTEN<n> registers map trigger outputs to channels in the cross trigger system.

#### **Usage constraints**

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

# Configurations

This register is always implemented when the CTI is included.

#### **Attributes**

These are 32-bit registers. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_OUTEN<n> bit assignments, where n=0-7.

Figure 20-8: CTI\_OUTEN<n> bit assignments, where n=0-7



The following table describes the CTI OUTEN<n> bit assignments, where n=0-7.

Table 20-11: CTI\_OUTEN<n> bit assignments, where n=0-7

Field	Name	Туре	Description
[31:4]	Reserved	-	RESO

Field	Name	Туре	Description
[3:0]	TRIGOUTEN	RW	Channel to trigger enable mapping.
			<ul> <li>The corresponding channel is ignored by the output triggers.</li> <li>When an event occurs on the channel corresponding to this bit, an event is generated on CTITRIGOUT.</li> </ul>
			The reset value is 0b0000.

The following table provides more information on CTITRIGOUT bit mapping.

Table 20-12: Cortex®-M55 processor CTI output trigger signals assignment

Signal	Description	Connection	Acknowledge, handshake
CTITRIGOUT[7]	ETM Event Input 3	CTI to ETM	Pulsed
CTITRIGOUT[6]	ETM Event Input 2	Note:  If the ETM is not included.	
CTITRIGOUT[5]	ETM Event Input 1	bits[7:4] are unused and the	
CTITRIGOUT[4]	ETM Event Input 0	output is left untied.	
CTITRIGOUT[3]	Interrupt Request 1	CTI to system	Acknowledged by software
CTITRIGOUT[2]	Interrupt Request 0		writing to CTI_INTACK register in the interrupt service routine.
CTITRIGOUT[1]	Processor Restart Request	CTI to processor	Processor restarted
CTITRIGOUT[0]	Processor Debug Halt Request		Acknowledged by the debugger writing to the CTI_INTACK register.

# 20.10 CTI\_TRIGINSTATUS, CTI Trigger Input Status Register

The CTI TRIGINSTATUS register provides the trigger input status.

## Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

## Configurations


This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI TRIGINSTATUS bit assignments.

Figure 20-9: CTI\_TRIGINSTATUS bit assignments



The following table describes the CTI\_TRIGINSTATUS bit assignments.

Table 20-13: CTI\_TRIGINSTATUS bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO
[7:0]	TRIGINSTATUS	RO	Trigger input status. One bit per trigger.
			<ul><li>Input is LOW.</li><li>Input is HIGH.</li></ul>
			The reset value is <b>unknown</b> .

# 20.11 CTI\_TRIGOUTSTATUS, CTI Trigger Output Status Register

The CTI TRIGOUTSTATUS register provides the trigger output status.

## Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

#### Configurations


This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_TRIGOUTSTATUS bit assignments.

Figure 20-10: CTI\_TRIGOUTSTATUS bit assignments



The following table describes the CTI\_TRIGOUTSTATUS bit assignments.

# Table 20-14: CTI\_TRIGOUTSTATUS bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO
[7:0]	TRIGOUTSTATUS	RO	Trigger output status. One bit per trigger.  O Output is LOW. Output is HIGH.
			The reset value is <b>unknown</b> .

# 20.12 CTI\_CHINSTATUS, CTI Channel Input Status Register

The CTI CHINSTATUS register provides the channel input status.

# Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

# Configurations


This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_CHINSTATUS bit assignments.

## Figure 20-11: CTI\_CHINSTATUS bit assignments



The following table describes the CTI\_CHINSTATUS bit assignments.

## Table 20-15: CTI\_CHINSTATUS bit assignments

Field	Name	Туре	Description
[31:4]	Reserved	-	RESO

Field	Name	Туре	Description
[3:0]	CTICHINSTATUS	RO	Channel input status. One bit per channel input.  O Input is LOW. I Input is HIGH.  The reset value is UNKNOWN.

# 20.13 CTI\_CHOUTSTATUS, CTI Channel Output Status Register

The CTI\_CHOUTSTATUS register provides the channel output status.

# Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

## Configurations

This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_CHOUTSTATUS bit assignments.

# Figure 20-12: CTI\_CHOUTSTATUS bit assignments



The following table describes the CTI\_CHOUTSTATUS bit assignments.

#### Table 20-16: CTI\_CHOUTSTATUS bit assignments

Field	Name	Туре	Description
[31:4]	-	-	Reserved, RESO.
[3:0]	CTICHOUTSTATUS	RO	Channel output status. One bit per channel output.  O Output is LOW. Output is HIGH.  The reset value is UNKNOWN.

# 20.14 CTI\_CHANNELGATE, CTI Channel Gate Register

The CTI\_CHANNELGATE register is the channel output gate.

## Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

## Configurations


This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI CHANNELGATE bit assignments.

Figure 20-13: CTI\_CHANNELGATE bit assignments



The following table describes the CTI\_CHANNELGATE bit assignments.

# Table 20-17: CTI\_CHANNELGATE bit assignments

Field	Name	Туре	Description
[31:4]	Reserved	-	RESO .
[3:0]	CTIGATEEN	RW	Enables the propagation of channel events out of the CTI. Propagation occurs one bit per channel.  O Disable a channel from propagating.  I Enable channel propagation.
			The reset value is 0b1111.

# 20.15 CTI\_ITCHOUT, Integration Test Channel Output Register

The CTI\_ITCHOUT register is used to generate channel events.

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

### Configurations

This register is always implemented when the CTI is included.

#### **Attributes**


This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.



Writes to CTI\_ITCHOUT and CTI\_ITTRIGOUT only take effect when integration test mode is enabled using CTI\_ITCONTROL.IME. For more information on CTI\_ITCONTROL, see 20.19 CTI\_ITCONTROL, Integration Mode Control Register on page 306.

The following figure shows the CTI ITCHOUT bit assignments.

Figure 20-14: CTI\_ITCHOUT bit assignments



The following table describes the CTI ITCHOUT bit assignments.

Table 20-18: CTI\_ITCHOUT bit assignments

Field	Name	Туре	Description
[31:4]	Reserved	-	RESO
[3:0]	CTICHOUT	WO	Pulses the channel outputs.
			No effect.     Pulse channel event for one CLKIN cycle.

# 20.16 CTI\_ITTRIGOUT, Integration Test Trigger Output Register

The CTI\_ITTRIGOUT register is used to generate trigger events.

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

### Configurations

This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_ITTRIGOUT bit assignments.

Figure 20-15: CTI\_ITTRIGOUT bit assignments



The following table describes the CTI ITTRIGOUT bit assignments.

Table 20-19: CTI\_ITTRIGOUT bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO
[7:0]	CTITRIGOUT	WO	Set/clear trigger output signal. Some output triggers use a software handshake (CTITRIGOUT[3:0]), and others are pulsed (CTITRIGOUT[7:4]).

The following table provides more information on CTITRIGOUT bit mapping.

Table 20-20: Cortex®-M55 processor CTI output trigger signals assignment

Signal	Description	Connection	Acknowledge, handshake	
CTITRIGOUT[7]	ETM Event Input 3	CTI to ETM	Pulsed	
CTITRIGOUT[6]	ETM Event Input 2	Note:  If the ETM is not included,		
CTITRIGOUT[5]	ETM Event Input 1	bits[7:4] are unused and the		
CTITRIGOUT[4]	ETM Event Input 0	output is left untied.		
CTITRIGOUT[3]	Interrupt Request 1	CTI to system	Acknowledged by software	
CTITRIGOUT[2]	FRIGOUT[2] Interrupt Request 0		writing to CTI_INTACK register in the interrupt service routine.	

Signal	Description	Connection	Acknowledge, handshake
CTITRIGOUT[1]	Processor Restart Request	CTI to processor	Processor restarted
CTITRIGOUT[0]	Processor Debug Halt Request		Acknowledged by the debugger writing to the CTI_INTACK register.

# 20.17 CTI\_ITCHIN, Integration Test Channel Input Register

The CTI\_ITCHIN register is used to view channel events. Reading the CTI\_ITCHIN register samples the value on the input channel to the CTI.

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

#### Configurations


This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_ITCHIN bit assignments.

Figure 20-16: CTI\_ITCHIN bit assignments



The following table describes the CTI\_ITCHIN bit assignments.

#### Table 20-21: CTI\_ITCHIN bit assignments

Field	Name	Туре	Description
[31:4]	Reserved	-	RESO .
[3:0]	CTICHIN		Reads the latched value of the channel inputs. The reset value is 0b0000.

# 20.18 CTI\_ITTRIGIN, Integration Test Trigger Input Register

The CTI\_ITTRIGIN register is used to view trigger events.

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

### Configurations


This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_ITTRIGIN bit assignments.

Figure 20-17: CTI\_ITTRIGIN bit assignments



The following table describes the CTI ITTRIGIN bit assignments.

Table 20-22: CTI\_ITTRIGIN bit assignments

Field	Name	Туре	Description
[31:6]	Reserved	-	RESO.
[5:0]	CTITRIGIN	RO	Reads the latched value of the trigger inputs.

The following table provides more information on CTITRIGIN bit mapping.

Table 20-23: Cortex®-M55 processor CTI input trigger signals assignment

Signal	Description	Connection	Acknowledge, handshake
CTITRIGIN[7]	Unused	ETM to CTI	Pulsed
CTITRIGIN[6]	Unused	Note:  If the ETM is not included, bits	
CTITRIGIN[5]	ETM Event Output 1	[4] and [5] are unused and tied	
CTITRIGIN[4]	ETM Event Output 0 or DWT Comparator Output 3	LOW.	
CTITRIGIN[3]	DWT Comparator Output 2	Processor to CTI	
CTITRIGIN[2]	DWT Comparator Output 1		
CTITRIGIN[1]	DWT Comparator Output 0		
CTITRIGIN[0]	Processor halted		

# 20.19 CTI\_ITCONTROL, Integration Mode Control Register

The CTI ITCONTROL register is used to enable topology detection.

# Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

## Configurations

This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI ITCONTROL bit assignments.

#### Figure 20-18: CTI\_ITCONTROL bit assignments



The following table describes the CTI ITCONTROL bit assignments.

## Table 20-24: CTI\_ITCONTROL bit assignments

Field	Name	Туре	Description
[31:1]	RAZ/WI	-	Read-As-Zero, Writes Ignored.
[0]	IME	RW	Integration Mode Enable. When set, the component enters integration mode, enabling topology detection or integration testing to be performed. The reset value is 0b0.

# 20.20 CTI\_DEVARCH, Device Architecture Register

The CTI\_DEVARCH register identifies the architect and architecture of the CoreSight<sup>™</sup> Cross Trigger Interface (CTI).

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

# Configurations


This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI DEVARCH bit assignments.

## Figure 20-19: CTI\_DEVARCH bit assignments



The following table describes the CTI\_DEVARCH bit assignments.

# Table 20-25: CTI\_DEVARCH bit assignments

Field	Name	Туре	Description		
[31:21]	ARCHITECT	RO	Defines the architect of the CTI.		
			[31:28] Indicates the JEP106 continuation code. [27:21] Indicates the JEP106 identification code.  Arm is the architect, therefore, this field is 0x23B.		
[20]	PRESENT	RO	Indicates the presence of this register. This field returns 0x1.		
[19:16]	REVISION	RO	Architecture revision. This field returns 0x0000.		
[15:0]	ARCHID	RO	Architecture ID. This field returns a value of 0x1A14, indicating the CoreSight™ CTI architecture, version 3.0.		

# 20.21 CTI\_DEVID, Device Configuration Register

The CTI DEVID register indicates the capability of the Cross Trigger Interface (CTI).

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

#### Configurations


This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI DEVID bit assignments.

Figure 20-20: CTI\_DEVID bit assignments



The following table describes the CTI\_DEVID bit assignments.

## Table 20-26: CTI\_DEVID bit assignments

Field	Name	Туре	Description	
[31:25]	Reserved	-	RESO.	
[24]	INOUT	RO	ndicates that the CTIGATE register also masks the channel inputs. This field returns 0b0. 20.14 CTI_CHANNELGATE, CTI Channel Gate Register on page 300.	
[23:20]	Reserved	-	RESO.	
[19:16]	NUM_CH	RO	The number of channels. This field returns 0b0100.	
[15:8]	NUM_TRIG	RO	ndicates the maximum number of triggers. This field returns 0b00001000.	
[7:5]	Reserved	-	RESO.	
[4:0]	EXT_MUX_NUM	RO	This field is 0500000 indicating that there is no multiplexing.	

# 20.22 CTI\_DEVTYPE, Device Type Identifier Register

A debugger can use the CTI\_DEVTYPE register to get information about a component that has an unrecognized part number.

# Usage constraints

This register is read-only.

# Configurations


This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_DEVTYPE bit assignments.

# Figure 20-21: CTI\_DEVTYPE bit assignments



The following table describes the CTI DEVTYPE bit assignments.

# Table 20-27: CTI\_DEVTYPE bit assignments

Field	Name	Туре	Description	
[31:8]	Reserved	-	RESO.	
[7:4]	SUB	RO	Minor classification. Returns 0x1, indicating this component is a trigger matrix.	
[3:0]	MAJOR	RO	Major classification. Returns 0x4, indicating this component performs debug control.	

# 20.23 CTI\_PIDR4, Peripheral Identification Register 4

The CTI\_PIDR4 register provides information about the memory size and JEP106 continuation code that the CoreSight<sup>™</sup> Cross Trigger Interface (CTI) component uses.

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

#### Configurations


This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI PIDR4 bit assignments.

# Figure 20-22: CTI\_PIDR4 bit assignments



The following table describes the CTI\_PIDR4 bit assignments.

#### Table 20-28: CTI\_PIDR4 bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO.
[7:4]	SIZE		This field indicates the memory size that the CTI uses. This field returns 0x0 indicating that the component uses an <b>UNKNOWN</b> number of 4KB blocks. The reset value of this field is 0x0.

Field	Name	Туре	Description
[3:0]	DES_2		JEP106 continuation code. Together with CTI_PIDR2.DES_1 and CTI_PIDR1.DES_0, they indicate the designer of the component, not the implementer, except where the two are the same.
			The reset value of this field is 0x4.

# 20.24 CTI\_PIDR5, Peripheral Identification Register 5

The CTI PIDR5 register is reserved.

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

# Configurations

This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_PIDR5 bit assignments.

Figure 20-23: CTI\_PIDR5 bit assignments



The following table describes the CTI\_PIDR5 bit assignments.

#### Table 20-29: CTI\_PIDR5 bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO.
[7:0]	PIDR5	RO	RESO.

# 20.25 CTI\_PIDR6, Peripheral Identification Register 6

The CTI PIDR6 register is reserved.

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

# Configurations

This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI PIDR6 bit assignments.

## Figure 20-24: CTI\_PIDR6 bit assignments



The following table describes the CTI\_PIDR6 bit assignments.

#### Table 20-30: CTI\_PIDR6 bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO.
[7:0]	PIDR6	RO	RESO.

# 20.26 CTI\_PIDR7, Peripheral Identification Register 7

The CTI PIDR7 register is reserved.

#### **Usage constraints**

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

#### Configurations

This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI PIDR7 bit assignments.

Figure 20-25: CTI\_PIDR7 bit assignments



The following table describes the CTI\_PIDR7 bit assignments.

## Table 20-31: CTI\_PIDR7 bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO.
[7:0]	PIDR7	RO	RESO.

# 20.27 CTI\_PIDRO, Peripheral Identification Register 0

The CTI\_PIDRO register indicates the Cross Trigger Interface (CTI) component part number.

### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised

## Configurations

This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_PIDRO bit assignments.

Figure 20-26: CTI\_PIDR0 bit assignments



The following table describes the CTI PIDRO bit assignments.

#### Table 20-32: CTI\_PIDRO bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO.

Field	Name	Type	Description
[7:0]	PART_0		This field indicates the part number. When taken together with CTI_PIDR1.PART_1, it indicates the component. The part number is selected by the designer of the component.
			The reset value of this field is 0b0x00100010.

# 20.28 CTI\_PIDR1, Peripheral Identification Register 1

The CTI\_PIDR1 register indicates the *Cross Trigger Interface* (CTI) component JEP106 continuation code and part number.

# Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

## Configurations

This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_PIDR1 bit assignments.

Figure 20-27: CTI\_PIDR1 bit assignments



The following table describes the CTI\_PIDR1 bit assignments.

#### Table 20-33: CTI\_PIDR1 bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO.
[7:4]	DES_0	RO	This field indicates the JEP106 identification code, bits[3:0]. Together, with CTI_PIDR4.DES_2 and CTI_PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.  The reset value is 0xB.
[3:0]	PART_1	RO	This field indicates the part number, bits[11:8]. Taken together with CTI_PIDRO.PART_0 it indicates the component. The part number is selected by the designer of the component. The reset value is 0xD.

# 20.29 CTI\_PIDR2, Peripheral Identification Register 2

The CTI\_PIDR2 register indicates the *Cross Trigger Interface* (CTI) component revision number, JEDEC value, and part of the JEP106 continuation code.

## Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

# Configurations


This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_PIDR2 bit assignments.

## Figure 20-28: CTI\_PIDR2 bit assignments



The following table describes the CTI\_PIDR2 bit assignments.

#### Table 20-34: CTI\_PIDR2 bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO.
[7:4]	REVISION	RO	This field indicates the revision number of the CTI component. It is an incremental value starting at $0 \times 0$ for the first design.  The reset value is $0 \times 0$ .
[3]	JEDEC	RO	This field is always 1, indicating that a JEDEC assigned value is used.
[2:0]	DES_1	RO	This field is the JEP106 identification code, bits[6:4]. Together, with CTI_PIDR4.DES_2 and CTI_PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same. The reset value is 0b011.

# 20.30 CTI\_PIDR3, Peripheral Identification Register 3

The CTI\_PIDR3 register indicates minor errata fixes of the Cross Trigger Interface (CTI) component and if you have modified the behavior of the component.

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

#### Configurations

This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_PIDR3 bit assignments.

Figure 20-29: CTI\_PIDR3 bit assignments



The following table describes the CTI\_PIDR3 bit assignments.

Table 20-35: CTI\_PIDR3 bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO.
[7:4]	REVAND		This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. This field is $0 \times 0$ without ECO.
[3:0]	CMOD		Customer modified. Where the component is reusable IP, this value indicates whether you have modified the behavior of the component. This field is 0x0 without ECO.

# 20.31 CTI\_ CIDRO, Component Identification Register 0

The CTI\_CIDRO register indicates the preamble.

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

#### Configurations

This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI CIDRO bit assignments.

Figure 20-30: CTI\_CIDRO bit assignments



The following table describes the CTI\_CIDRO bit assignments.

Table 20-36: CTI\_CIDRO bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO.
[7:0]	PRMBL_0	RO	Preamble. This field returns 0x0D.

# 20.32 CTI\_ CIDR1, Component Identification Register 1

The CTI CIDR1 register indicates the component class and preamble.

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

## Configurations


This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_CIDR1 bit assignments.

Figure 20-31: CTI\_CIDR1 bit assignments



The following table describes the CTI\_CIDR1 bit assignments.

# Table 20-37: CTI\_CIDR1 bit assignments

Field	Name	Туре	<b>Description</b>			
[31:8]	Reserved	-	RESO.			
[7:4]	CLASS	RO	Component class. Returns 0x9, indicating this is a CoreSight <sup>™</sup> component.			
[3:0]	PRMBL_1	RO	Preamble. This field returns 0x0.			

# 20.33 CTI\_ CIDR2, Component Identification Register 2

The CTI\_CIDR2 register indicates the preamble.

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised

# Configurations

This register is always implemented when the CTI is included.

## **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_CIDR2 bit assignments.

Figure 20-32: CTI\_CIDR2 bit assignments



The following table describes the CTI CIDR2 bit assignments.

## Table 20-38: CTI\_CIDR2 bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO.
[7:0]	PRMBL_2	RO	Preamble. This field returns 0x05.

# 20.34 CTI\_ CIDR3, Component Identification Register 3

The CTI\_CIDR3 register indicates the preamble.

## Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

## Configurations

This register is always implemented when the CTI is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the CTI\_CIDR3 bit assignments.

Figure 20-33: CTI\_CIDR3 bit assignments



The following table describes the CTI\_CIDR3 bit assignments.

# Table 20-39: CTI\_CIDR3 bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO.
[7:0]	PRMBL_3	RO	Preamble. This field returns 0xB1.

# 21. BreakPoint Unit

This chapter describes the BreakPoint Unit (BPU).

# 21.1 BPU features

The *BreakPoint Unit* (BPU) is an implementation of the architectural *Flash Patch and Breakpoint* (FPB) unit. The BPU can be configured with four or eight instruction address comparators. Each comparator supports breakpoint functionality on all instructions that are fetched across the entire address range in which code is located.

The BPU does not support flash patching. Flash patching allows a small programmable memory in the system to apply patches to program memory that cannot be modified.

The BPU functionality is largely architecturally defined. The **IMPLEMENTATION DEFINED** functionality includes:

### Security

If the Cortex®-M55 processor is configured to include the Security Extension and if invasive debug is not enabled for the security mode that the processor was in when the breakpoint became active, then debug events that are associated with breakpoints are blocked.

#### Architectural remap registers

The Cortex®-M55 processor does not include the address remapping functionality for instructions and literals. Therefore, the following architecturally defined registers have the following behavior:

- FP REMAP.RMPSPT is RAZ/WI.
- FP REMAP.REMAP is Reserved.
- FP CTRL.NUM LIT is 0, indicating that no literal comparators are included.
- Attempting to enable Flash Patch in FP COMPn is ignored.

Also, only instruction address comparators are supported.

For more information on the registers listed in this section, see the Arm®v8-M Architecture Reference Manual.

# 21.2 BPU register summary

The following table shows the *BreakPoint Unit* (BPU) registers, with address, name, type and reset information for each register.

Depending on the implementation of your processor, some of these registers might not be present. Any register that is configured as not present reads as zero and ignores writes.

All BPU registers are described in the Arm®v8-M Architecture Reference Manual.

Table 21-1: BPU register summary

Address	Name	Туре	Reset value	Description
0xE0002000	FP_CTRL	RW	If four instruction comparators are implemented, the reset value is 0x10000040  If eight instruction comparators are implemented, the rest value is 0x10000080	
0xE0002004	FP_REMAP	RAZ/WI	-	Flash Patch Remap. This register is not implemented.
0xE0002008	FP_COMP0	RW		Flash Patch Comparator Register 0-7
0xE000200C	FP_COMP1	RW		Note:
0xE0002010	FP_COMP2	RW		FP_COMPn[0] is reset to 0.  The part of the control of the co
0xE0002014	FP_COMP3	RW	00000000	• FP_COMPn[31:1] is reset to <b>UNKNOWN</b> .
0xE0002018	FP_COMP4	RW	0x00000000	If only 4 breakpoints are implemented, FP_COMP4- FP_COMP7 are RAZ/WI.
0xE000201C	FP_COMP5	RW		
0xE0002020	FP_COMP6	RW		
0xE0002024	FP_COMP7	RW		
0xE0002FBC	FP_DEVARCH	RO	0x47701A03	FPB CoreSight™ Device Architecture Register
0xE0002FD0	FP_PIDR4	RO	0x00000004	Peripheral identification Register 4
0xE0002FE0	FP_PIDR0	RO	0x000000D2	Peripheral identification Register 0
0xE0002FE4	FP_PIDR1	RO	0x000000BD	Peripheral identification Register 1
0xE0002FE8	FP_PIDR2	RO	0x0000000B	Peripheral identification Register 2
0xE0002FEC	FP_PIDR3	RO	0x00000000	Peripheral identification Register 3
0xE0002FF0	FP_CIDR0	RO	0x000000D	Component identification registers
0xE0002FF4	FP_CIDR1	RO	0x00000090	
0xE0002FF8	FP_CIDR2	RO	0x0000005	
0xE0002FFC	FP_CIDR3	RO	0x000000B1	



FP\_DEVTYPE, FP\_PIDR5, FP\_PIDR6, and FP\_PIDR7 registers are not implemented, and are **RESO**.

# Appendix A External Wakeup Interrupt Controller

This appendix describes the External Wakeup Interrupt Controller (EWIC) that can be used with the Cortex®-M55 processor.

# A.1 EWIC features

The Cortex®-M55 processor supports the External Wakeup Interrupt Controller (EWIC), which is a peripheral to the processor and is suitable for sleep states when it is the only source of wakeup in the system. The EWIC stores state to allow the processor to wake up from retention or powered off state.

An APB interface controls the EWIC which must be connected to the External Private Peripheral Bus (EPPB) manager interface of the processor. This interface is used to communicate all interrupt and event status information on sleep entry and wakeup. The EWIC interface can be asynchronous to the processor by instantiating an asynchronous clock domain crossing in the system on the APB interface.

# **EWIC** configuration

The EWIC can be configured to support a variable number of events.

A minimum of 4 events are supported:

- External event.
- Debug request
- Non-Maskable Interrupt, NMI
- One interrupt

A maximum of 483 events are supported:

- External event
- Debug request
- NMI
- 480 interrupts

Any number of events in the range 4-483 is permitted.



The EWIC can support fewer interrupts than the processor supports. Interrupts above those that the EWIC supports cannot cause the core to exit low-power state. Therefore, higher numbered interrupts that occur when the core is in a low-power state might be lost.

# A.2 EWIC register summary

The External Wakeup Interrupt Controller (EWIC) requires memory-mapped registers that are accessed at address 0xE0047000 onwards in the PPB region of the memory map. The registers are contained in a CoreSight<sup>™</sup> compliant 4KB block. The following table shows the EWIC registers.

Table A-1: EWIC register summary

Address	Name	Туре	Reset value	Description	
0xE0047000	EWIC_CR	RW	0x00000000	A.2.1 EWIC_CR, EWIC Control Register on page 322	
0xE0047004	EWIC_ASCR	RW	0x00000003	A.2.2 EWIC_ASCR, EWIC Automatic Sequence Control Register on page 323	
0xE0047008	EWIC_CLRMASK	WO	0x00000000	A.2.3 EWIC_CLRMASK, EWIC Clear Mask Register on page 325	
0xE004700C	EWIC_NUMID	RO	0x0000xxxx	A.2.4 EWIC_NUMID, EWIC Event Number ID Register on page 325	
0xE0047200	EWIC_MASKA	RW	0x0000000X	A.2.5 EWIC_MASKA and EWIC_MASKn, EWIC Mask Registers on page 326	
0xE0047204 - 0xE004723C	EWIC_MASKn	RW	UNKNOWN		
0xE0047400	EWIC_PENDA	RO	0x0000000X	A.2.6 EWIC_PENDA and EWIC_PENDn, EWIC Pend Event Registers on page 327	
0xE0047404 - 0xE004743C	EWIC_PENDn	RW	UNKNOWN		
0xE0047600	EWIC_PSR	RO	0x0000XXXX	A.2.7 EWIC_PSR, EWIC Pend Summary Register on page 329	
0xE0047604 -0xE0047EFC	-	UNK/ SBZP	-	Reserved	
0xE0047F00 -0xE0047FFC	CoreSight <sup>™</sup> registers	RO	-	A.2.8 EWIC CoreSight register summary on page 330	

# A.2.1 EWIC\_CR, EWIC Control Register

The EWIC CR is the main External Wakeup Interrupt Controller (EWIC) control register.

#### Usage constraints

When the EWIC is connected to the *Core External Private Peripheral Bus* (Core EPPB) interface, the Cortex®-M55 processor controls access to these registers using the following constraints:

- If the Security Extension is included, then access from Non-secure software is only allowed if AIRCR.BFHFNMINS is set to 1.
- Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

# Configurations


This register is always implemented when the EWIC is included.

#### **Attributes**

This is a 32-bit register. See A.2 EWIC register summary on page 322 for more information.

The following figure shows the EWIC CR bit assignments.

Figure A-1: EWIC\_CR bit assignments



The following table describes the EWIC CR bit assignments.

Table A-2: EWIC\_CR bit assignments

Field	Name	Туре	Description
[31:1]	-	-	Reserved, RESO
[0]	EN	RW	The options are:
			<ul> <li>EWIC is disabled, events are not pended, and WAKEUP is not signaled.</li> <li>EWIC is enabled, events are pended, and WAKEUP is signaled.</li> </ul>
			The reset value is 0.

# A.2.2 EWIC\_ASCR, EWIC Automatic Sequence Control Register

The EWIC\_ASCR determines whether the processor generates APB transactions on entry and exit from *Wakeup Interrupt Controller* (WIC) sleep to set up the wakeup state in the *External Wakeup Interrupt Controller* (EWIC).

# Usage constraints

When the EWIC is connected to the *External Private Peripheral Bus* (EPPB) interface, the Cortex®-M55 processor controls access to these registers using the following constraints:

- If the Security Extension is included, then access from Non-secure software is only allowed if AIRCR.BFHFNMINS is set to 1.
- Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

# Configurations


This register is always implemented when the EWIC is included.

#### **Attributes**

This is a 32-bit register. See A.2 EWIC register summary on page 322 for more information.

The following figure shows the EWIC\_ASCR bit assignments.

Figure A-2: EWIC\_ASCR bit assignments



The following table describes the EWIC\_ASCR bit assignments.

Table A-3: EWIC\_ASCR bit assignments

Field	Name	Туре	Description
[31:2]	-	-	Reserved, RESO
[1]	ASPU	RW	The value of this bit is sent to the processor. The processor must use this value to decide whether any automatic EWIC accesses must be performed on transitioning from a low-power state. The options are:  O No automatic sequence on powerup.  Automatic sequence on powerup.
			The reset value is 1.

Field	Name	Туре	Description
[0]	ASPD	RW	The value of this bit is sent to the processor. The processor must use this value to decide whether any automatic EWIC accesses must be performed on transitioning to a low-power state. The options are:  O No automatic sequence on entry to a low-power state.  Automatic sequence on entry to a low-power state.
			The reset value is 1.

• If the automatic sequence is disabled, then software can program the unit by writing to the EWIC\_MASKA and EWIC\_MASKN registers on sleep entry and reading from the EWIC\_PENDn registers on sleep exit. For more information, see A.2.5 EWIC\_MASKA and EWIC\_MASKN, EWIC Mask Registers on page 326 and A.2.6 EWIC\_PENDA and EWIC\_PENDn, EWIC Pend Event Registers on page 327.



- The value of EWIC\_ASCR does not affect the operation of the EWIC itself. It only affects the control information that is driven on the WICCONTROL signal to the Cortex®-M55 processor.
- When modifying EWIC\_ASCR.ASPU and EWIC\_ACSR.ASPD, the resulting changes to WICCONTROL[3:0] must be stable before software enters sleep and remain stable until software execution resumes. Otherwise, modification of these registers can result in **UNPREDICTABLE** behavior.

## A.2.3 EWIC\_CLRMASK, EWIC Clear Mask Register

When there is a write to the EWIC\_CLRMASK register, it causes EWIC\_MASKA and all the EWIC\_MASKn registers to be cleared. The write data is ignored. This register is RAZ.

## A.2.4 EWIC\_NUMID, EWIC Event Number ID Register

The EWIC\_NUMID register returns the total number of events that are supported in the External Wakeup Interrupt Controller (EWIC).

#### **Usage constraints**

When the EWIC is connected to the *Core External Private Peripheral Bus* (Core EPPB) interface, the Cortex®-M55 processor controls access to these registers using the following constraints:

- If the Security Extension is included, then access from Non-secure software is only allowed if AIRCR.BFHFNMINS is set to 1.
- Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

### Configurations


This register is always implemented when the EWIC is included.

#### **Attributes**

This is a 32-bit register. See A.2 EWIC register summary on page 322 for more information.

The following figure shows the EWIC\_NUMID bit assignments.

Figure A-3: EWIC\_NUMID bit assignments



The following table describes the EWIC\_NUMID bit assignments.

Table A-4: EWIC\_NUMID bit assignments

Field	Name	Туре	Description
[31:16]	-	-	Reserved, RESO
[15:0]	NUMEVENT		The number of events supported.

## A.2.5 EWIC\_MASKA and EWIC\_MASKn, EWIC Mask Registers

The EWIC\_MASKA register defines the mask for special events and the EWIC\_MASKn registers for external interrupt (IRQ) events. There is one EWIC\_MASKn register implemented for every 32 external interrupts that the *External Wakeup Interrupt Controller* (EWIC) supports. At least one register is always implemented. EWIC\_MASKn is at address  $0xE0047204+(n\times4)$ , where n=0-14.

#### Usage constraints

When the EWIC is connected to the *External Private Peripheral Bus* (EPPB) interface, the Cortex®-M55 processor controls access to these registers using the following constraints:

- If the Security Extension is included, then access from Non-secure software is only allowed if AIRCR.BFHFNMINS is set to 1.
- Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

#### Configurations


These registers are always implemented when the EWIC is included.

#### **Attributes**

These are 32-bit registers. See A.2 EWIC register summary on page 322 for more information.

The following figure shows the EWIC\_MASKA bit assignments.

Figure A-4: EWIC\_MASKA bit assignments




The following table describes the EWIC\_MASKA bit assignments.

Table A-5: EWIC\_MASKA bit assignments

Field	Name	Туре	Description
[31:3]	-	-	Reserved, RESO
[2]	EDBGREQ	RW	Mask for external debug request. If this bit is 0, the mask is enabled.
[1]	NMI	RW	Mask for Non-Maskable Interrupt, NMI. If this bit is 0, the mask is enabled.
[O]	EVENT	RW	Mask for Wait For Exception (WFE) wakeup event. If this bit is 0, the mask is enabled.

The following figure shows the EWIC\_MASKn, where n=0-14, bit assignments.

Figure A-5: EWIC\_MASKn, where n=0-14 bit assignments



The following table describes the EWIC MASKn, where n=0-14, bit assignments.

Table A-6: EWIC\_MASKn, where n=0-14, bit assignments

Field	Name	Туре	Description
[31:0]	IRQ		Masks for external interrupts ( $n\times32$ ) to ( $(n+1)\times32$ )-1. If any of the bits are 0, the mask is enabled for the associated interrupt. Additionally, any interrupt that the WIC does not support is also RAZ.

## A.2.6 EWIC\_PENDA and EWIC\_PENDn, EWIC Pend Event Registers

These registers indicate which events have been pended. The EWIC\_PENDA register is used for special events and the EWIC\_PENDn registers are used for external interrupt (IRQ) events. There is one EWIC\_PENDn register implemented for each 32 external interrupt events the EWIC supports. EWIC\_PENDA and at least one EWIC\_PENDn register is always implemented.

### Usage constraints

When the EWIC is connected to the *Core External Private Peripheral Bus* (Core EPPB) interface, the Cortex®-M55 processor controls access to these registers using the following constraints:

- If the Security Extension is included, then access from Non-secure software is only allowed if AIRCR.BFHFNMINS is set to 1.
- Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

## Configurations


These registers are always implemented when the EWIC is included. There is one EWIC\_PENDn register implemented for every 32 events that the *External Wakeup Interrupt Controller* (EWIC) supports. At least one register is always implemented. EWIC\_MASKn is at address 0xE0047404+(n×4).

#### **Attributes**

These are 32-bit registers. The EWIC\_PENDn registers can be written to transfer pended interrupts in the NVIC when the processor enters sleep. EWIC\_PENDA is read-only as special events can only be pended by the system (usually during sleep). See A.2 EWIC register summary on page 322 for more information.

The following figure shows the EWIC\_PENDA bit assignments.

Figure A-6: EWIC\_PENDA bit assignments



The following table describes the EWIC PENDA bit assignments.


Table A-7: EWIC\_PENDA bit assignments

Field	Name	Туре	Description
[31:3]	-	-	Reserved, RESO
[2]	EDBGREQ		External debug request is pended.

Field	Name	Туре	Description
[1]	NMI	RO	Non-Maskable Interrupt, NMI, is pended.
[0]	EVENT		Wait For Exception (WFE) wakeup event is pended.

The following figure shows the EWIC\_PENDn, where n=0-14, bit assignments.

Figure A-7: EWIC\_PENDn, where n=0-14 bit assignments



The following table describes the EWIC\_PENDn, where n=0-14, bit assignments.

Table A-8: EWIC\_PENDn, where n=0-14, bit assignments

Field	Name	Туре	Description
[31:0]	IRQ		Interrupts (n×32) to ((n+1)×32)-1 are pended. A write of zero to this field is ignored.



Any IRQ bit associated with an interrupt that the EWIC does not support is RAZ/WI. All EWIC\_PENDn registers are reset 0. If an event occurs when EWIC\_CR.EN is set, then the corresponding bit in EWIC\_PENDn is set. All EWIC\_PENDn registers are cleared if the EWIC is disabled, that is, if EWIC\_CR.EN is cleared. For more information on EWIC\_CR, see A.2.1 EWIC\_CR, EWIC Control Register on page 322.

## A.2.7 EWIC\_PSR, EWIC Pend Summary Register

The EWIC\_PSR indicates which EWIC\_PENDn registers are nonzero. This allows the processor to efficiently determine which EWIC\_PENDn registers need to be read. This can be used to improve code efficiency in the powerup sequence.

### Usage constraints

When the EWIC is connected to the *Core External Private Peripheral Bus* (Core EPPB) interface, the Cortex®-M55 processor controls access to these registers using the following constraints:

- If the Security Extension is included, then access from Non-secure software is only allowed if AIRCR.BFHFNMINS is set to 1.
- Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

## Configurations


This register is always implemented when the EWIC is included.

## **Attributes**

This is a 32-bit register. See A.2 EWIC register summary on page 322 for more information.

The following figure shows the EWIC PSR bit assignments.

Figure A-8: EWIC\_PSR bit assignments



The following table describes the EWIC\_PSR bit assignments.

Table A-9: EWIC\_PSR bit assignments

Field	Name	Туре	Description
[31:16]	-	-	Reserved, RESO
[15:1]	NZ	RO	If EWIC_PSR.NZ[n+1] is set, then EWIC_PENDn is nonzero.
[O]	NZA	RO	If EWIC_PSR.NZA set, then EWIC_PENDA is nonzero.



If any bit of EWIC\_PSR is associated with an EWIC\_PENDn register that is entirely RAZ/WI, then the bit in EWIC\_PSR is also RAZ/WI.

## A.2.8 EWIC CoreSight<sup>™</sup> register summary

The External Wakeup Interrupt Controller (EWIC) implements the standard CoreSight™ registers.

The following table describes the CoreSight<sup>™</sup> registers that the EWIC implements.

Table A-10: EWIC CoreSight™ register summary

Address	Name	Туре	Reset value	Description
0xE0047F00	EWIC_ITCTRL	RO	0x0000000	Integration Mode Control Register
0xE0047F04-0xE0047F9C	-	-	-	Reserved
0xE0047FA0	EWIC_CLAIMSET	RW	0x000000F	Claim Tag Set Register
0xE0047FA4	EWIC_CLAIMCLR	RW	0x00000000	Claim Tag Clear Register
0xE0047FA8	EWIC_DEVAFF0	RO	0x80000000	Device Affinity Register 0

Address	Name	Туре	Reset value	Description
0xE0047FAC	EWIC_DEVAFF1	RO	0x00000000	Device Affinity Register 1
0xE0047FB0	EWIC_LAR	WO	UNKNOWN	Lock Access Register
0xE0047FB4	EWIC_LSR	RO	0x00000000	Lock Status Register
0xE0047FB8	EWIC_AUTHSTATUS	RO	0x00000000	Authentication Status Register
0xE0047FBC	EWIC_DEVARCH	RO	0x47700A07	Device Architecture Register
0xE0047FC0	EWIC_DEVID2	RO	0x00000000	Device Configuration Register 2
0xE0047FC4	EWIC_DEVID1	RO	0x00000000	Device Configuration Register 1
0xE0047FC8	EWIC_DEVID	RO	0x00000000	Device Configuration Register
0xE0047FCC	EWIC_DEVTYPE	RO	0x00000000	Device Type Identifier Register
0xE0047FD0	EWIC_PIDR4	RO	0x00000004	Peripheral Identification Registers
0xE0047FD4	EWIC_PIDR5	RO	0x00000000	
0xE0047FD8	EWIC_PIDR6	RO	0x0000000	
0xE0047FDC	EWIC_PIDR7	RO	0x00000000	
0xE0047FE0	EWIC_PIDR0	RO	0x000000D2	
0xE0047FE4	EWIC_PIDR1	RO	0x000000BD	
0xE0047FE8	EWIC_PIDR2	RO	0x0000000B	
0xE0047FEC	EWIC_PIDR3	RO	0x00000000	
0xE0047FF0	EWIC_CIDR0	RO	0x000000D	Component Identification Registers
0xE0047FF4	EWIC_CIDR1	RO	0x00000090	
0xE0047FF8	EWIC_CIDR2	RO	0x0000005	
0xE0047FFC	EWIC_CIDR3	RO	0x000000B1	



For more information on these registers, see the  $Arm^{\mathbb{R}}$  CoreSight<sup> $\mathbb{M}$ </sup> Architecture Specification v3.0. In the  $Arm^{\mathbb{R}}$  CoreSight<sup> $\mathbb{M}$ </sup> Architecture Specification v3.0, these register names are not prefixed with "EWIC\_".

## A.2.9 EWIC\_CLAIMSET, EWIC Claim Tag Set Register

The EWIC\_CLAIMSET register is used to set whether functionality is in use by a debug agent. All debug agents must implement a common protocol to use these bits.

For more information on example protocols, see the Arm® CoreSight™ Architecture Specification v3.0.

### Usage constraints

See A.2.8 EWIC CoreSight register summary on page 330 for more information.

### Configurations


This register is always implemented.

#### **Attributes**

This is a 32-bit register.

The following figure shows the EWIC\_CLAIMSET bit assignments.

Figure A-9: EWIC\_CLAIMSET bit assignments



The following table describes the EWIC\_CLAIMSET bit assignments.

Table A-11: EWIC\_CLAIMSET bit assignments

Field	Name	Туре	Description
[31:4]	Reserved	-	RESO
[3:0]	SET	RW	The options are:
			Write No effect.  Write Set the claim tag for bit[n]. Read The claim tag that sirepresented by bit[n] is not implemented. Read The claim tag that sirepresented by bit[n] is is represented by bit[n] is implemented.

## A.2.10 EWIC\_CLAIMCLR, EWIC Claim Tag Clear Register

The EWIC\_CLAIMCLR register is used to set whether functionality is in use by a debug agent. All debug agents must implement a common protocol to use these bits.

For more information on example protocols, see the  $Arm^{\textcircled{R}}$  CoreSight<sup>m</sup> Architecture Specification v3.0.

### Usage constraints

See A.2.8 EWIC CoreSight register summary on page 330 for more information.

### Configurations

This register is always implemented.

#### **Attributes**

This is a 32-bit register.

The following figure shows the EWIC\_CLAIMCLR bit assignments.

Figure A-10: EWIC\_CLAIMCLR bit assignments



The following table describes the EWIC\_CLAIMCLR bit assignments.

Table A-12: EWIC\_CLAIMCLR bit assignments

Field	Name	Туре	Description
[31:4]	Reserved	-	RESO
[3:0]	CLR	RW	The options are:  Write No effect.  Write Clear the claim tag for bit[n].  Read The claim tag that is represented by
			bit[n] is not set.  Read The claim tag that  1 is represented by bit[n] is set.

# Appendix B Trace Port Interface Unit

This appendix describes the *Trace Port Interface Unit* (TPIU) that can be used with the Cortex®-M55 processor.

## **B.1 TPIU features**

The Cortex®-M55 Trace Port Interface Unit (TPIU) is an optional component that bridges between the on-chip trace data from the Embedded Trace Macrocell (ETM) and the Instrumentation Trace Macrocell (ITM), with separate IDs, to a data stream.

The Cortex®-M55 TPIU encapsulates IDs where required, and an external *Trace Port Analyzer* (TPA) captures the data stream.

The Cortex®-M55 TPIU is specially designed for low-cost debug. If your implementation requires additional debugging features, the following options are available:

- CoreSight<sup>™</sup> TPIU-M, see the Arm<sup>®</sup> CoreSight<sup>™</sup> TPIU-M Technical Reference Manual for more information
- CoreSight<sup>™</sup> SoC-600 TPIU, see the Arm<sup>®</sup> CoreSight<sup>™</sup> System-on-Chip SoC-600 Technical Reference Manual for more information



In this chapter, the term TPIU refers to the Cortex®-M55 processor TPIU.

The *Trace Port Interface Unit* (TPIU) supports up to two ATB ports. The following table shows the various ATB1 and ATB2 parameters configuration options.

#### Table B-1: ATB port parameters


ATB1	ATB2	Description			
0	0	egal combination. If the ITM and ETM do not exist, then the TPIU is not present.			
0	1	ATB port 2 is present, and Arm recommends connecting the ETM to it. In this case, the ATB interface 2 logic is removed and gets assigned to ATB interface 1 logic.			
1	0	ATB port 1 is present, and Arm recommends connecting the ITM to it.			
1	1	Both ports are present, and Arm recommends that the ITM is connected to ATB port 1 and the ETM is connected to ATB port 2.			



If your system design uses the optional ETM component, the TPIU configuration supports both ITM and ETM debug trace. See the  $Arm^{\text{@}}$  CoreSight  $^{\text{M}}$  ETM-M55 Technical Reference Manual.

The following figure shows the component layout of the TPIU when ATB1 and ATB2 are set to 1.

Figure B-1: TPIU block diagram



## **B.1.1 TPIU Formatter**

The formatter inserts source ID signals into the data packet stream so that trace data can be reassociated with its trace source. The formatter is always active when the Trace Port Mode is active.

The formatting protocol is described in the  $Arm^{\mathbb{R}}$  CoreSight<sup> $\mathbb{M}$ </sup> Architecture Specification v3.0. You must enable synchronization in the DWT or TPIU\_PSCR to provide synchronization for the formatter.

When the formatter is enabled, if there is no data to output after a frame has been started, half-sync packets can be inserted. Distributed synchronization from the DWT or TPIU\_PSCR causes synchronization which ensures that any partial frame is completed, and at least one full synchronization packet is generated.

## **B.1.2 Serial Wire Output format**

The TPIU can output trace data in a Serial Wire Output (SWO) format:

- TPIU\_DEVID specifies the formats that are supported. See B.2.16 TPIU\_DEVID, Device Configuration Register on page 350
- TPIU SPPR specifies the SWO format in use. See the Arm®v8-M Architecture Reference Manual.

When one of the two SWO modes is selected, you can enable the TPIU to bypass the formatter for trace output. When the formatter is bypassed, only data on the ATB interface 1 is passed through and ATB interface 2 data is discarded.



When operating in bypass mode, Arm recommends that in a configuration that supports an ETM and ITM, the ITM data is passed through by connecting the ITM to the ATB Subordinate Port 1.

## **B.2 TPIU register summary**

The following table shows the *Trace Port Interface Unit* (TPIU) registers. Depending on the implementation of your processor, the TPIU registers might not be present, and the CoreSight™ TPIU might be present instead. Any register that is configured as not present reads as zero.

Arm recommends reprogramming the TPIU before any data has been presented on either ATB subordinate port and after either of the following:



- Both ATRESETn and TRESETn have been applied
- A flush has been completed using FFCR.FOnMan.

If this recommendation is not followed, reprogramming can cause either momentary or permanent data corruption that might require ATRESETn and TRESETn to be applied. This corruption is related to trace and not general data corruption of execution state or memory.

Table B-2: TPIU IMPLEMENTATION DEFINED register summary

Address	Name	Туре	Reset	Description
0xE0040000	TPIU_SSPSR	RO	Note: The value at reset corresponds to the MAXPORTSIZE configuration tie off.	B.2.1 TPIU_SSPSR, Supported Port Size Register on page 338
0xE0040004	TPIU_CSPSR	RW	0x0000001	B.2.2 TPIU_CSPSR, Current Port Size Register on page 339
0xE0040010	TPIU_ACPR	RW	0x0000000	B.2.5 TPIU_ACPR, Asynchronous Clock Prescaler Register on page 341

Address	Name	Туре	Reset	Description
0xE00400F0	TPIU_SPPR	RW	0x00000001	B.2.3 TPIU_SPPR, Selected Pin Protocol Register on page 340
0xE0040300	TPIU_FFSR	RO	0x00000008	B.2.6 TPIU_FFSR, Formatter and Flush Status Register on page 342
0xE0040304	TPIU_FFCR	RW	0x00000102	B.2.7 TPIU_FFCR, Formatter and Flush Control Register on page 343
0xE0040308	TPIU_PSCR	RW	0x0000000	B.2.4 TPIU_PSCR, Periodic Synchronization Counter Register on page 340
0xE0040EE8	TPIU_TRIGGER	RO	0x0000000	B.2.8 TPIU_TRIGGER, TPIU TRIGGER Register on page 344
0xE0040EEC	TPIU_ITFTTD0	RO	UNKNOWN	B.2.9 ITFTTD0, Integration Test FIFO Test Data O Register on page 345
0xE0040EF0	TPIU_ITATBCTR2	RW	0x0000000	B.2.10 ITATBCTR2, Integration Test ATB Control Register 2 on page 346
0xE0040EF8	TPIU_ITATBCTR0	RO	0x0000000	B.2.12 ITATBCTRO, Integration Test ATB Control O Register on page 347
0xE0040EFC	TPIU_ ITFTTD1	RO	UNKNOWN	B.2.11 ITFTTD1, Integration Test FIFO Test Data 1 Register on page 346
0xE0040F00	TPIU_ITCTRL	RW	0x00000000	B.2.13 TPIU_ITCTRL, Integration Mode Control on page 348
0xE0040FA0	TPIU_CLAIMSET	RW	0x0000000F	B.2.14 CLAIMSET, Claim Tag Set Register on page 348
0xE0040FA4	TPIU_CLAIMCLR	RW	0x00000000	B.2.15 CLAIMCLR, Claim Tag Clear Register on page 349
0xE0040FC8	TPIU_DEVID	RO	0x00000CA0/0x00000CA1	B.2.16 TPIU_DEVID, Device Configuration Register on page 350
0xE0040FCC	TPIU_DEVTYPE	RO	0x00000011	B.2.17 TPIU_DEVTYPE, Device Type Identifier Register on page 352
0xE0040FD0	TPIU_PIDR4	RO	0x0000004	B.2.18 TPIU_PIDR4, Peripheral Identification Register 4 on page 352
0xE0040FD4	TPIU_PIDR5	RO	0x0000000	B.2.19 TPIU_PIDR5, Peripheral Identification Register 5 on page 353
0xE0040FD8	TPIU_PIDR6	RO	0x0000000	B.2.20 TPIU_PIDR6, Peripheral Identification Register 6 on page 354
0xE0040FDC	TPIU_PIDR7	RO	0x00000000	B.2.21 TPIU_PIDR7, Peripheral Identification Register 7 on page 355
0xE0040FE0	TPIU_PIDRO	RO	0x000000D2	B.2.22 TPIU_PIDRO, Peripheral Identification Register 0 on page 355
0xE0040FE4	TPIU_PIDR1	RO	0x000000BD	B.2.23 TPIU_PIDR1, Peripheral Identification Register 1 on page 356
0xE0040FE8	TPIU_PIDR2	RO	0х0000000В	B.2.24 TPIU_PIDR2, Peripheral Identification Register 2 on page 357
0xE0040FEC	TPIU_PIDR3	RO	0x00000000  Note: The value of TPIU_PIDR3[7:4] is determined by MCU_ECOREVNUM[11:8].	B.2.25 TPIU_PIDR3, Peripheral Identification Register 3 on page 358

Address	Name	Туре	Reset	Description
0xE0040FF0	TPIU_CIDR0	RO	0x000000D	B.2.26 TPIU_ CIDRO, Component Identification Register 0 on page 359
0xE0040FF4	TPIU_CIDR1	RO	0x0000090	B.2.27 TPIU_ CIDR1, Component Identification Register 1 on page 359
0xE0040FF8	TPIU_CIDR2	RO	0x00000005	B.2.28 TPIU_ CIDR2, Component Identification Register 2 on page 360
0xE0040FFC	TPIU_CIDR3	RO	0x000000B1	B.2.29 TPIU_ CIDR3, Component Identification Register 3 on page 361

## B.2.1 TPIU\_SSPSR, Supported Port Size Register

TPIU\_SSPSR shows the supported sizes of the trace data port TRACEDATE[3:0]. Each bit location represents a single port size that is supported, that is, sizes from 32 bits to 1 bit in bit location [31:0]. If a bit is set, then that port size is supported. The supported trace port sizes are limited by the MAXPORTSIZE signal. The maximum possible trace port size for Cortex®-M55 is 4 bits.

For more information on the MAXPORTSIZE signal, see the Arm® Cortex®-M55 Processor Integration and Implementation Manual. The Arm® Cortex®-M55 Processor Integration and Implementation Manual is a confidential document and available to licensees only and Arm partners with an NDA agreement.

### Usage constraints

There are no usage constraints.

#### Configurations

Available in all configurations.

#### **Attributes**

See Table B-2: TPIU IMPLEMENTATION DEFINED register summary on page 336.

The following figure shows the TPIU\_SSPSR bit assignments.

Figure B-2: TPIU\_SSPSR bit assignments



The following table shows the TPIU\_SSPSR bit assignments.

Table B-3: TPIU\_SSPSR bit assignments

Bits	Name	Function	
[31:0]	SSPSR	Supported sizes of TRAG	CEDATA[3:0]. The possible values are:
		0b0001 0b0011 0b1011	Maximum 1-bit trace port. Maximum 2-bit trace port. Maximum 4-bit trace port.

## B.2.2 TPIU\_CSPSR, Current Port Size Register

TPIU\_CSPSR shows the currently selected size of the trace data port, TRACEDATA[3:0].

It has the same format as the TPIU\_SSPSR register, but only one bit is set to show the currently selected port size. If a bit that is indicated as not supported in the TPIU\_SSPSR is set in the TPIU\_CSPSR, it can corrupt the output trace stream, in trace capture mode, and the trace patterns in pattern generation mode. If more than one bit is set, the port size is internally resolved to the highest order set bit. This register must not be modified while the trace port is still active, or without correctly stopping the formatter. If this happens, it can result in data not being aligned to the port width.

## Usage constraints

There are no usage constraints.

## Configurations

Available in all configurations.

#### **Attributes**

See Table B-2: TPIU IMPLEMENTATION DEFINED register summary on page 336.

The following figure shows the TPIU\_CSPSR bit assignments.

Figure B-3: TPIU\_CSPSR bit assignments



The following table shows the TPIU CSPSR bit assignments.

Table B-4: TPIU\_CSPSR bit assignments

Bits	Name	Function	
[31:0]	CSPSR	Currently selected s The possible values  0b0001 0b0010 0b1000	ize of the trace data port TRACEDATA[3:0]. are:  1-bit trace port 2-bit trace port 4-bit trace port

## B.2.3 TPIU\_SPPR, Selected Pin Protocol Register

TPIU\_SPPR selects which protocol is used by the TPIU for trace output.

## **Usage constraints**

There are no usage constraints.

## Configurations


Available in all configurations.

#### **Attributes**

See Table B-2: TPIU IMPLEMENTATION DEFINED register summary on page 336.

The following figure shows the TPIU\_SPPR bit assignments.

Figure B-4: TPIU\_SPPR bit assignments



The following table shows the TPIU\_SPPR bit assignments.

Table B-5: TPIU\_SPPR bit assignments

Bits	Name	Function
[31:2]	-	RESO
[1:0]	PProtocol	Pin protocol used for trace output. The options are:
		0x0 Parallel port 0x1 SWO Manchester 0x2 SWO NRZ (UART)

## B.2.4 TPIU\_PSCR, Periodic Synchronization Counter Register

TPIU\_PSCR determines the reload value of the Periodic Synchronization Counter. This counter enables the frequency of sync packets to be optimized to the trace capture buffer size.

### Usage constraints

There are no usage constraints.

### Configurations

Available in all configurations.

#### **Attributes**

See Table B-2: TPIU IMPLEMENTATION DEFINED register summary on page 336.

The following figure shows the TPIU\_PSCR bit assignments.

### Figure B-5: TPIU\_PSCR bit assignments



The following table shows the TPIU PSCR bit assignments.

#### Table B-6: TPIU\_PSCR bit assignments

Bits	Name	Function
[31:5]	-	RAZ/WI
[4:0]		Periodic Synchronization Count that determines the reload value of the Synchronization Counter.  The Periodic Synchronization Counter counts up to a maximum of 2 <sup>16</sup> bytes, where the TPIU_PSCR.PSCount value determines the reload value of Synchronization Counter, as 2 to the power of the programmed value.  The TPIU_PSCR.PSCount value has a range between 0b00111 and 0b10000, any attempt to program register with a value smaller than the minimum value disables the Synchronization Counter. If the programmed reload value is greater than the maximum value, then the Periodic Synchronization Counter is reloaded with its maximum value and the TPIU will generate synchronization requests at this interval.

## B.2.5 TPIU\_ACPR, Asynchronous Clock Prescaler Register

TPIU\_ACPR scales the Baud rate of the asynchronous output.

#### **Usage constraints**

There are no usage constraints.

### Configurations


Available in all configurations.

#### **Attributes**

See Table B-2: TPIU IMPLEMENTATION DEFINED register summary on page 336.

The following figure shows the TPIU\_ACPR bit assignments.

Figure B-6: TPIU\_ACPR bit assignments



The following table shows the TPIU\_ACPR bit assignments.

Table B-7: TPIU\_ACPR bit assignments

Bits	Name	Function
[31:13]	-	Reserved. RAZ/SBZP.
[12:0]	PRESCALER	Divisor for TRACECLKIN is Prescaler + 1.

## B.2.6 TPIU\_FFSR, Formatter and Flush Status Register

TPIU\_FFSR indicates the status of the TPIU formatter.

## **Usage constraints**

There are no usage constraints.

### Configurations


Available in all configurations.

#### **Attributes**

See Table B-2: TPIU IMPLEMENTATION DEFINED register summary on page 336.

The following figure shows the TPIU FFSR bit assignments.

Figure B-7: TPIU\_FFSR bit assignments



The following table shows the TPIU\_FFSR bit assignments.

Table B-8: TPIU\_FFSR bit assignments

Bit	Name	Туре	Description
[31:4]	Reserved	-	RESO
[3]	FtNonStop	RO	Formatter cannot be stopped
[2]	TCPresent	RO	This bit is always 0b0.
[1]	FtStopped	RO	This bit is always 0b0.
[0]	FIInProg	RO	Flush in progress. The values read can be:  O When all the data received, before the flush is acknowledged, has been output on the trace port  When a flush is initiated

## B.2.7 TPIU\_FFCR, Formatter and Flush Control Register

TPIU\_FFCR controls the TPIU formatter.

## Usage constraints

There are no usage constraints.

## Configurations


Available in all configurations.

#### **Attributes**

See Table B-2: TPIU IMPLEMENTATION DEFINED register summary on page 336.

The following figure shows the TPIU\_FFCR bit assignments.

Figure B-8: TPIU\_FFCR bit assignments



The following table shows the TPIU\_FFCR bit assignments.

Table B-9: TPIU\_FFCR bit assignments

Bit	Name	Туре	Description
[31:9]	Reserved	-	RESO
[8]	TrigIn	-	This bit Reads-As-One (RAO), specifying that triggers are inserted when a trigger pin is asserted.
[7]	Reserved	-	RESO

Bit	Name	Туре	Description
[6]	FOnMan	RW	Flush on manual. The options are:
			<ul> <li>When the flush completes. Set to 0 on a reset of the TPIU.</li> <li>Generates a flush.</li> </ul>
[5:2]	Reserved	-	RESO
[1]	EnFCont	RW	Enable continuous formatting. The options are:
			O Continuous formatting disabled. 1 Continuous formatting enabled.
[0]	Reserved	-	RESO

The TPIU can output trace data in a *Serial Wire Output* (SWO) format. See B.1.2 Serial Wire Output format on page 335.



If TPIU\_SPPR is set to select Trace Port Mode, the formatter is automatically enabled. If you then select one of the SWO modes, TPIU\_FFCR reverts to its previously programmed value.

## B.2.8 TPIU\_TRIGGER, TPIU TRIGGER Register

The TPIU\_TRIGGER register controls the integration test TRIGGER input.

#### Usage constraints

There are no usage constraints.

### Configurations


Available in all configurations.

### **Attributes**

See Table B-2: TPIU IMPLEMENTATION DEFINED register summary on page 336.

The following figure shows the TPIU\_TRIGGER bit assignments.

Figure B-9: TPIU\_TRIGGER bit assignments



The following table shows the TPIU\_TRIGGER bit assignments.

Table B-10: TPIU\_TRIGGER bit assignments

Bit	Name	Туре	Description		
[31:1]	Reserved	- RESO			
[0] TRIGGER input value RO When read, this bit returns the		When read, this bit returns the TRIGGER input value.			

## B.2.9 ITFTTD0, Integration Test FIFO Test Data 0 Register

ITFTTD0 controls trace data integration testing.

## Usage constraints

You must set bit[1] of TPIU\_ITCTRL to use this register. See B.2.13 TPIU\_ITCTRL, Integration Mode Control on page 348.

### Configurations


Available in all configurations.

#### **Attributes**

See Table B-2: TPIU IMPLEMENTATION DEFINED register summary on page 336.

The following figure shows the Integration Test FIFO Test Data O Register data bit assignments.

Figure B-10: ITFTTD0 bit assignments



The following table shows the ITFTTD0 bit assignments.

Table B-11: ITFTTD0 bit assignments

Bits	Name	Function
[31:30]	-	Reserved.
[29]	ATB Interface 2 ATVALID input	Returns the value of the ATB Interface 2 ATVALID signal.
[28:27]	ATB Interface 2 byte count	Number of bytes of ATB Interface 2 trace data since last read of this register.
[26]	ATB Interface 1 ATVALID input	Returns the value of the ATB Interface 1 ATVALID signal.
[25:24]	ATB Interface 1 byte count	Number of bytes of ATB Interface 1 trace data since last read of this register.
[23:16]	ATB Interface 1 data 2	ATB Interface 1 trace data. The TPIU discards this data when the register is read.
[15:8]	ATB Interface 1 data 1	
[7:0]	ATB Interface 1 data 0	

## B.2.10 ITATBCTR2, Integration Test ATB Control Register 2

ITATBCTR2 controls integration test.

### Usage constraints

You must set bit[0] of TPIU\_ITCTRL to use this register. See B.2.13 TPIU\_ITCTRL, Integration Mode Control on page 348.

### Configurations


Available in all configurations.

#### **Attributes**

See Table B-2: TPIU IMPLEMENTATION DEFINED register summary on page 336.

The following figure shows the ITATBCTR2 bit assignments.

### Figure B-11: ITATBCTR2 bit assignments



The following table shows the ITATBCTR2 bit assignments.

Table B-12: ITATBCTR2 bit assignments

Bits	Name	Function
	AFVALID1S, AFVALID2S	This bit sets the value of both the ATB Interface 1 and 2 AFVALID outputs, if the TPIU is in integration test mode.
[0]	ATREADY1S, ATREADY2S	This bit sets the value of both the ATB Interface 1 and 2 ATREADY outputs, if the TPIU is in integration test mode.

## B.2.11 ITFTTD1, Integration Test FIFO Test Data 1 Register

ITFTTD1 controls trace data integration testing.

### Usage constraints

You must set bit[1] of TPIU\_ITCTRL to use this register. See B.2.13 TPIU\_ITCTRL, Integration Mode Control on page 348.

#### Configurations


Available in all configurations.

#### **Attributes**

See Table B-2: TPIU IMPLEMENTATION DEFINED register summary on page 336.

The following figure shows the ITFTTD1 bit assignments.

## Figure B-12: ITFTTD1 bit assignments



The following table shows the ITFTTD1 bit assignments.

Table B-13: ITFTTD1 bit assignments

Bits	Name	Function	
[31:30]	-	Reserved.	
[29]	ATB Interface 2 ATVALID input	Returns the value of the ATB Interface 2 ATVALID signal.	
[28:27]	ATB Interface 2 byte count	Number of bytes of ATB Interface 2 trace data since last read of this register.	
[26]	ATB Interface 1 ATVALID input	Returns the value of the ATB Interface 1 ATVALID signal.	
[25:24]	ATB Interface 1 byte count	Number of bytes of ATB Interface 1 trace data since last read of this register.	
[23:16]	ATB Interface 2 data 2	ATB Interface 2 trace data. The TPIU discards this data when the register is read.	
[15:8]	ATB Interface 2 data 1		
[7:0]	ATB Interface 2 data 0		

## B.2.12 ITATBCTR0, Integration Test ATB Control 0 Register

ITATBCTRO is used for integration test.

## Usage constraints

There are no usage constraints.

## Configurations


Available in all configurations.

#### **Attributes**

See Table B-2: TPIU IMPLEMENTATION DEFINED register summary on page 336.

The following figure shows the ITATBCTRO bit assignments.

Figure B-13: ITATBCTR0 bit assignments



The following table shows the ITATBCTRO bit assignments.

## Table B-14: ITATBCTR0 bit assignments

Bits	Name	Function
[1]	AFREADY1S, AFREADY2S A read of this bit returns the value of AFREADY1S OR-gated with AFREADY2S.	
[O]	ATVALID1S, ATVALID2S	A read of this bit returns the value of ATVALID1S OR-gated with ATVALID2S.

## B.2.13 TPIU\_ITCTRL, Integration Mode Control

TPIU\_ITCTRL specifies normal or integration mode for the TPIU.

## **Usage constraints**

There are no usage constraints.

### Configurations

Available in all configurations.

#### **Attributes**

See Table B-2: TPIU IMPLEMENTATION DEFINED register summary on page 336.

The following figure shows the TPIU\_ITCTRL bit assignments.

## Figure B-14: TPIU\_ITCTRL bit assignments



The following table shows the TPIU\_ITCTRL bit assignments.

### Table B-15: TPIU\_ITCTRL bit assignments

Bits	Name	Function Control of the Control of t		
[31:2]	-	Reserved.		
[1:0]	Mode	pecifies the current mode for the TPIU:		
		Normal mode.  Notation test mode.  Integration test mode.  Integration data test mode.  Reserved.		
		In integration data test mode, the trace output is disabled, and data can be read directly from each input port using the integration data registers.		

## **B.2.14 CLAIMSET, Claim Tag Set Register**

The CLAIMSET register is used to set whether functionality is in use by a debug agent. All debug agents must implement a common protocol to use these bits.

For more information on example protocols, see the Arm® CoreSight™ Architecture Specification v3.0.

## Usage constraints

See B.2 TPIU register summary on page 336 for more information.

### Configurations


This register is always implemented.

#### **Attributes**

This is a 32-bit register.

The following figure shows the CLAIMSET bit assignments.

Figure B-15: CLAIMSET bit assignments



The following table describes the CLAIMSET bit assignments.

Table B-16: CLAIMSET bit assignments

Field	Name	Туре	Description
[31:4]	Reserved	-	RESO
[3:0]	SET	RW	The options are:
			Write No effect.  Write Set the claim tag for bit[n]. Read The claim tag that sirepresented by bit[n] is not implemented. Read The claim tag that sirepresented by bit[n] is is represented by bit[n] is implemented.

## B.2.15 CLAIMCLR, Claim Tag Clear Register

The CLAIMCLR register is used to set whether functionality is in use by a debug agent. All debug agents must implement a common protocol to use these bits.

For more information on example protocols, see the Arm® CoreSight™ Architecture Specification v3.0.

## Usage constraints

See B.2 TPIU register summary on page 336 for more information.

### Configurations

This register is always implemented.

#### **Attributes**

This is a 32-bit register.

The following figure shows the CLAIMCLR bit assignments.

Figure B-16: CLAIMCLR bit assignments



The following table describes the CLAIMCLR bit assignments.

Table B-17: CLAIMCLR bit assignments

Field	Name	Туре	Description
[31:4]	Reserved	-	RESO
[3:0]	CLR	RW	The options are:
			Write No effect.  O
			Write Clear the claim tag  1 for bit[n].  Read The claim tag that
			o is represented by bit[n] is not set.
			Read The claim tag that  1 is represented by bit[n] is set.

## B.2.16 TPIU\_DEVID, Device Configuration Register

TPIU\_DEVID indicates the functions that are provided by the TPIU for use in the topology detection.

## Usage constraints

There are no usage constraints.

### Configurations


Available in all configurations.

#### **Attributes**

See Table B-2: TPIU IMPLEMENTATION DEFINED register summary on page 336.

The following figure shows the TPIU\_DEVID bit assignments.

Figure B-17: TPIU\_DEVID bit assignments



The following table shows the TPIU\_DEVID bit assignments.

Table B-18: TPIU\_DEVID bit assignments

Bits	Name	Function	Function		
[31:12]	-	Reserved.	Reserved.		
[11]	NRZVALID	Indicates support for SWO us	Indicates support for SWO using UART/NRZ encoding.		
		Always RAO. The output is su	ipported.		
[10]	MANCVALID	Indicates support for SWO us	ing Manchester encoding.		
		Always RAO. The output is su	ipported.		
[9]	PTINVALID	Indicates support for parallel	Indicates support for parallel trace port operation.		
		Always RAZ. Trace data and c	Always RAZ. Trace data and clock modes are supported.		
[8:6]	FIFOSZ	Indicates the implemented siz	e of the TPIU output FIFO for trace data:		
		0ь010			
		Four bytes.	Four bytes.		
[5:0]	Number of trace inputs	Specifies the number of trace inputs:			
		0ь000000       One input.         0ь000001       Two inputs.			

## B.2.17 TPIU\_DEVTYPE, Device Type Identifier Register

TPIU\_DEVTYPE provides a debugger with information about the component when the Part Number field is not recognized. The debugger can then report this information.

### **Usage Constraints**

There are no usage constraints.

### Configurations


Available in all configurations.

#### **Attributes**

See Table B-2: TPIU IMPLEMENTATION DEFINED register summary on page 336.

The following figure shows the TPIU DEVTYPE bit assignments.

Figure B-18: TPIU\_DEVTYPE bit assignments



The following table shows the TPIU\_DEVTYPE bit assignments.

Table B-19: TPIU\_DEVTYPE bit assignments

Bits	Name	Function	
[31:8]	-	Reserved.	
[7:4]	Sub type	0x1 Identifies the classification of the debug component.	
[3:0]	Major type	<b>0x1</b> Indicates this device is a trace sink and specifically a TPIU.	

## B.2.18 TPIU\_PIDR4, Peripheral Identification Register 4

The TPIU\_PIDR4 register provides information about the memory size and JEP106 continuation code that the *Trace Port Interface Unit* (TPIU) component uses.

#### **Usage constraints**

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

## Configurations

This register is always implemented when the TPIU is included.

#### **Attributes**

This is a 32-bit register. See 20.2 CTI register summary on page 289 for more information.

The following figure shows the TPIU PIDR4 bit assignments.

## Figure B-19: TPIU\_PIDR4 bit assignments



The following table describes the TPIU PIDR4 bit assignments.

#### Table B-20: TPIU\_PIDR4 bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO.
[7:4]	SIZE	RO	This field indicates the memory size that the TPIU uses. This field returns $0 \times 0$ indicating that the component uses an <b>UNKNOWN</b> number of 4KB blocks. The reset value of this field is $0 \times 0$ .
[3:0]	DES_2	RO	JEP106 continuation code. Together with TPIU_PIDR2.DES_1 and TPIU_PIDR1.DES_0, they indicate the designer of the component, not the implementer, except where the two are the same.  The reset value of this field is 0x4.

## B.2.19 TPIU\_PIDR5, Peripheral Identification Register 5

The TPIU\_PIDR5 register is reserved.

## Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

### Configurations

This register is always implemented when the TPIU is included.

#### **Attributes**

This is a 32-bit register. See B.2 TPIU register summary on page 336 for more information.

The following figure shows the TPIU PIDR5 bit assignments.

Figure B-20: TPIU\_PIDR5 bit assignments



The following table describes the TPIU\_PIDR5 bit assignments.

Table B-21: TPIU\_PIDR5 bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO.
[7:0]	PIDR5	RO	RESO.

## B.2.20 TPIU\_PIDR6, Peripheral Identification Register 6

The TPIU\_PIDR6 register is reserved.

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

### Configurations

This register is always implemented when the TPIU is included.

### **Attributes**

This is a 32-bit register. See B.2 TPIU register summary on page 336 for more information.

The following figure shows the TPIU\_PIDR6 bit assignments.

Figure B-21: TPIU\_PIDR6 bit assignments



The following table describes the TPIU\_PIDR6 bit assignments.

Table B-22: TPIU\_PIDR6 bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO.

Field	Name	Туре	Description
[7:0]	PIDR6	RO	RESO.

## B.2.21 TPIU\_PIDR7, Peripheral Identification Register 7

The TPIU\_PIDR7 register is reserved.

### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

### Configurations

This register is always implemented when the TPIU is included.

#### **Attributes**

This is a 32-bit register. See B.2 TPIU register summary on page 336 for more information.

The following figure shows the TPIU PIDR7 bit assignments.

Figure B-22: TPIU\_PIDR7 bit assignments



The following table describes the TPIU\_PIDR7 bit assignments.

Table B-23: TPIU\_PIDR7 bit assignments

Field	Name	Type Description	
[31:8]	Reserved	-	RESO.
[7:0]	PIDR7	RO	RESO.

## B.2.22 TPIU\_PIDRO, Peripheral Identification Register 0

The TPIU\_PIDRO register indicates the TPIU component part number.

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

### Configurations

This register is always implemented when the TPIU is included.

#### **Attributes**

This is a 32-bit register. See B.2 TPIU register summary on page 336 for more information.

The following figure shows the TPIU PIDRO bit assignments.

### Figure B-23: TPIU\_PIDRO bit assignments



The following table describes the TPIU\_PIDRO bit assignments.

## Table B-24: TPIU\_PIDR0 bit assignments

Field	Name	Type	Description
[31:8]	Reserved	-	RESO.
[7:0]	PART_0	RO	This field indicates the part number. When taken together with TPIU_PIDR1.PART_1, it indicates the component. The part number is selected by the designer of the component.
			The reset value of this field is 0x22.

## B.2.23 TPIU\_PIDR1, Peripheral Identification Register 1

The TPIU\_PIDR1 register indicates the TPIU component JEP106 continuation code and part number.

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

#### Configurations

This register is always implemented when the TPIU is included.

### **Attributes**

This is a 32-bit register. See B.2 TPIU register summary on page 336 for more information.

The following figure shows the TPIU\_PIDR1 bit assignments.

Figure B-24: TPIU\_PIDR1 bit assignments



The following table describes the TPIU\_PIDR1 bit assignments.

Table B-25: TPIU\_PIDR1 bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO.
[7:4]	DES_0		This field indicates the JEP106 identification code, bits[3:0]. Together, with TPIU_PIDR4.DES_2 and TPIU_PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.  The reset value is 0xB.
[3:0]	PART_1		This field indicates the part number, bits[11:8]. Taken together with TPIU_PIDRO.PART_0 it indicates the component. The part number is selected by the designer of the component. The reset value is $0 \times D$ .

## B.2.24 TPIU\_PIDR2, Peripheral Identification Register 2

The TPIU\_PIDR2 register indicates the TPIU component revision number, JEDEC value, and part of the JEP106 continuation code.

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

#### Configurations

This register is always implemented when the TPIU is included.

#### **Attributes**

This is a 32-bit register. See B.2 TPIU register summary on page 336 for more information.

The following figure shows the TPIU\_PIDR2 bit assignments.

Figure B-25: TPIU\_PIDR2 bit assignments



The following table describes the TPIU\_PIDR2 bit assignments.

## Table B-26: TPIU\_PIDR2 bit assignments

Field	Name	Туре	Description	
[31:8]	Reserved	-	RESO.	
[7:4]	REVISION		This field indicates the revision number of the TPIU component. It is an incremental value starting at $0x0$ for the first design. The reset value is $0x0$ .	
[3]	JEDEC	RO	This field is always 1, indicating that a JEDEC assigned value is used.	
[2:0]	DES_1	RO	This field is the JEP106 identification code, bits[6:4]. Together, with TPIU_PIDR4.DES_2 and TPIU_PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.  The reset value is 0b011.	

## B.2.25 TPIU\_PIDR3, Peripheral Identification Register 3

The TPIU\_PIDR3 register indicates minor errata fixes of the TPIU component and if you have modified the behavior of the component.

## Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

## Configurations

This register is always implemented when the TPIU is included.

#### **Attributes**

This is a 32-bit register. See B.2 TPIU register summary on page 336 for more information.

The following figure shows the TPIU\_PIDR3 bit assignments.

Figure B-26: TPIU\_PIDR3 bit assignments



The following table describes the TPIU\_PIDR3 bit assignments.

Table B-27: TPIU\_PIDR3 bit assignments

Field	Name	Type	<b>Description</b>	
[31:8]	Reserved	-	RESO.	
[7:4]	REVAND		This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.	

Field	Name	Туре	<b>Description</b>	
[3:0]	CMOD		Customer modified. Where the component is reusable IP, this value indicates whether you have modified the behavior of the component. In most cases, this field is $0 \times 0$ .	

## B.2.26 TPIU\_ CIDRO, Component Identification Register 0

The TPIU\_CIDRO register indicates the preamble.

### **Usage constraints**

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

### Configurations

This register is always implemented when the TPIU is included.

#### **Attributes**

This is a 32-bit register. See B.2 TPIU register summary on page 336 for more information.

The following figure shows the TPIU\_CIDRO bit assignments.

## Figure B-27: TPIU\_CIDR0 bit assignments



The following table describes the TPIU\_CIDRO bit assignments.

#### Table B-28: TPIU\_CIDRO bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO.
[7:0]	PRMBL_0	RO	Preamble. This field returns 0x0D.

## B.2.27 TPIU\_ CIDR1, Component Identification Register 1

The TPIU\_CIDR1 register indicates the component class and preamble.

### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

#### Configurations

This register is always implemented when the TPIU is included.

#### **Attributes**

This is a 32-bit register. See B.2 TPIU register summary on page 336 for more information.

The following figure shows the TPIU\_CIDR1 bit assignments.

Figure B-28: TPIU\_CIDR1 bit assignments



The following table describes the TPIU\_CIDR1 bit assignments.

Table B-29: TPIU\_CIDR1 bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO.
[7:4]	CLASS	RO	Component class. Returns 0x9, indicating this is a CoreSight <sup>™</sup> component.
[3:0]	PRMBL_1	RO	Preamble. This field returns 0x0.

## B.2.28 TPIU\_ CIDR2, Component Identification Register 2

The TPIU CIDR2 register indicates the preamble.

#### Usage constraints

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

#### Configurations

This register is always implemented when the TPIU is included.

#### **Attributes**

This is a 32-bit register. See B.2 TPIU register summary on page 336 for more information.

The following figure shows the TPIU\_CIDR2 bit assignments.

Figure B-29: TPIU\_CIDR2 bit assignments



The following table describes the TPIU\_CIDR2 bit assignments.

#### Table B-30: TPIU\_CIDR2 bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO.
[7:0]	PRMBL_2	RO	Preamble. This field returns 0x05.

### B.2.29 TPIU\_ CIDR3, Component Identification Register 3

The TPIU\_CIDR3 register indicates the preamble.

#### **Usage constraints**

Access is only allowed from privileged code. Unprivileged access results in a BusFault being raised.

#### Configurations

This register is always implemented when the TPIU is included.

#### **Attributes**

This is a 32-bit register. See B.2 TPIU register summary on page 336 for more information.

The following figure shows the TPIU\_CIDR3 bit assignments.

Figure B-30: TPIU\_CIDR3 bit assignments



The following table describes the TPIU\_CIDR3 bit assignments.

Table B-31: TPIU\_CIDR3 bit assignments

Field	Name	Туре	Description
[31:8]	Reserved	-	RESO.
[7:0]	PRMBL_3	RO	Preamble. This field returns 0xB1.

# Appendix C Signal descriptions

This appendix describes the Cortex®-M55 processor signals.

### C.1 Clock and clock enable signals

The following table shows the Cortex®-M55 processor clock and clock enable signals.

#### Table C-1: Clock and clock enable signals

Signal name	Direction	Description
CLKIN	Input	Primary processor clock. This is gated internally for functional units when required depending on the operating mode of the processor.
DBGCLK	Input	Clock driving the majority of the debug and trace logic in the processor.
SSTCLKEN	Input	Synchronous enable that is used with CLKIN to derive the secure system SysTick clock.
NSSTCLKEN	Input	Synchronous enable that is used with CLKIN to derive the Non-secure system SysTick clock.
CLKINDCLS	Input	Primary clock for the redundant processor logic. This signal must be synchronous to CLKIN.
IWICCLKDCLS	Input	Clock for the redundant IWIC logic. This clock must be synchronous to IWICCLK.
IWICCLK	Input	This signal is the IWIC clock.

## C.2 Reset signals

The following table shows the Cortex®-M55 processor reset signals.

#### Table C-2: Reset signals

Signal name	Direction	Description
nPORESET	Input	Cold reset.
		If Dual-Core Lock-step (DCLS) is not configured in the processor, the nPORESET signal is treated as an asynchronous input. Reset assertion is fully asynchronous and does not require an active clock. Reset deassertion is synchronized inside the processor.
		If DCLS is configured in the processor, this signal must be asserted and deasserted together with nPORESETDCLS. If CLKIN is active when nPORESET is asserted or deasserted, then the signal must be constrained such that nPORESET is stable on the rising edge of the clock.
		For more information on nPORESETDCLS, see C.33 DCLS operation signals on page 395

Signal name	Direction	Description
nSYSRESET	Input	System reset.
		This signal resets non-debug logic and all memory interfaces except for the <i>Debug-AHB</i> (D-AHB and <i>External Private Peripheral Bus</i> (EPPB) interfaces.
		If DCLS is not configured in the processor, the nSYSRESET signal is treated as an asynchronous input. Reset assertion is fully asynchronous and does not require an active clock. Reset de-assertion is synchronized inside the processor.
		If DCLS is configured in the processor, this signal must be asserted and deasserted together with nSYSRESETDCLS. If CLKIN is active when nSYSRESET is asserted or deasserted, then the signal must be constrained such that nSYSRESET is stable on the rising edge of the clock.
		For more information on nSYSRESETDCLS, see C.33 DCLS operation signals on page 395
nDBGRESET	Input	Debug reset that resets all logic in the debug power domain (PDDEBUG). This reset must be asserted at Cold reset along with nPORESET and when PDDEBUG is powered down.
nlWICRESET	Input	This is an active-LOW IWIC reset signal. This signal is internally synchronized to IWICCLK.  If DCLS is not configured in the processor, the nIWICRESET signal is treated as an asynchronous input. Reset assertion is fully asynchronous and does not require an active clock. Reset de-assertion is synchronized inside the processor.
		If DCLS is configured in the processor, this signal must be asserted and deasserted together with nIWICRESETDCLS. If IWICCLK is active when nIWICRESET is asserted or deasserted, then the signal must be constrained such that nIWICRESET is stable on the rising edge of the clock.
		For more information on nIWICRESETDCLS, see C.33 DCLS operation signals on page 395
nMBISTRESET	Input	Production MBIST reset.

## C.3 Static configuration signals

The following table shows the Cortex®-M55 processor static configuration signals.

The configuration signals in the following table can only be changed at Cold reset with nPORESET asserted. They are intended to be static configuration signals that are fixed for a given integration of the processor.

Table C-3: Static configuration signals

Signal name	Direction	Description		
CFGITCMSZ[3:0]	Input	Size of the Instruction Tightly Coupled Memory (ITCM) region encoded as:		
		CFGITCMSZ = 0ь0000 ITCM is not implemented. CFGITCMSZ > 0ь0010 2 <sup>CFGDTCMSZ-1</sup> KB		
		• The minimum size of <i>Tightly Coupled Memory</i> (TCM) is 4KB and the maximum size is 16MB. Setting CFGITCMSZ to 0b0001 or 0b0010 results in <b>UNPREDICTABLE</b> behavior.		
		The CFGITCMSZ input signal sets the ITCM size. The ITGUMAXBLKS parameter constraints the maximum ITCM size that can be used. Therefore, the ITGUMAXBLKS must be set to be large enough to accommodate the anticipated ITCM size that might be used in the system.		

Signal name	Direction	Description
CFGDTCMSZ[3:0]	Input	Size of the Data Tightly Coupled Memory (DTCM) region encoded as:
		CFGDTCMSZ = 0ь0000 CFGDTCMSZ > 0ь0010  DTCM is not implemented. 2 <sup>CFGDTCMSZ-1</sup> KB  • The CFGDTCMSZ input signal sets the DTCM size. The DTGUMAXBLKS parameter constraints the maximum DTCM size that can be used. Therefore, the DTGUMAXBLKS must be set to be large enough to accommodate the anticipated DTCM size that might be used in the system.
		• The minimum size of the TCM is 4KB and the maximum size is 16MB. Setting CFGDTCMSZ to 0b0001 or 0b0010 results in <b>UNPREDICTABLE</b> behavior.
CFGPAHBSZ[2:0]	Input	Size of the <i>Peripheral AHB</i> (P-AHB) peripheral port memory region.
		0bb000         P-AHB disabled.           0bb001         64MB           0bb010         128MB           0bb011         256MB           0bb100         512MB   Setting CFGPAHBSZ to any other value results in UNPREDICTABLE behavior.
CFGMEMALIAS[4:0]	Input	Memory address alias bit for the ITCM, DTCM, and P-AHB regions. The address bit used for the
		memory alias is determined by:  0b00001 Alias bit = 24 0b00010 Alias bit = 25 0b00100 Alias bit = 26 0b01000 Alias bit = 27 0b10000 Alias bit = 28 0b00000 No alias. TCM security gating is disabled.  Setting CFGMEMALIAS to any other value is invalid, and results in UNPREDICTABLE behavior.
CFGFPU	Input	If the Floating-point Unit (FPU) is configured, enables support for floating-point operation.
CFGMVE[1:0]	Input	If configured, enables support for M-profile Vector Extension (MVE).  Ob00 No MVE. Ob01 Integer Vector MVE Instruction Set Architecture (ISA) is supported. Ob10 If CFGFPU is set to 1, integer and floating-point vector MVE ISA is supported.
CFGBIGEND	Input	This signal is used to select the data endian format.  O Little-endian (LE).  1 Byte-invariant big-endian (BE8).
MPUNSDISABLE	Input	If Non-secure memory regions are configured for the <i>Memory Protection Unit</i> (MPU), disables support for the Non-secure MPU region.
MPUSDISABLE	Input	If Secure regions are configured for the MPU, disables support for the Secure MPU region.
SAUDISABLE	Input	If the Security Attribution Unit (SAU) is configured, disables support.
CFGNOCDECP[7:0]	Input	Disables support of CDE onto coprocessor instructions.  If the Verilog parameter CDEMAPPEDONCPn is set to 1, setting CFGNOCDECP[n] to 1 will force coprocessor instruction behaviour for CPn.

Signal name	Direction	Description	
CFGSSTCALIB[25:0]	Input	Secure SysTick calibratio	n configuration:
		CFGSTCALIB[23:0] CFGSTACLIB[24] CFGSTCALIB[25]	TENMS SKEW NOREF
CFGNSSTCALIB[25:0]	Input	Non-secure SysTick calib	oration configuration:
		CFGNSTCALIB[23:0] CFGNSTCALIB[24] CFGNSTCALIB[25]	TENMS SKEW NOREF
INITECCEN	Input	TCM and L1 cache Error	Correcting Code (ECC) enable out of reset.
			ECC is enabled. ECC is disabled.
		If ECC is not configured	in the processor, this signal has no effect on the processor.
		(MEM_RET) power mode Memory retention mode	d dynamically when the processor is in the Memory retention mode e. This is because the L1 cache is not automatically invalidated with the power mode is switched on. This results in inconsistent ECC information that at is retained in the cause. This results in an ECC error.

# C.4 Reset configuration signals

The following table shows the Cortex®-M55 processor reset configuration signals. These signals are sampled at deassertion of Warm reset or Cold reset, and their values can change out of reset. The reset configuration signals can be used more dynamically than the static configuration signals.

Table C-4: Reset configuration signals

Signal name	Direction	Description
INITSVTOR[31:7]	Input	This signal indicates the Secure vector table offset address out of reset, VTOR_S.TBLOFF[31:7]. For more information on VTOR_S, see the Arm®v8-M Architecture Reference Manual.
		When SECEXT=0, VTOR_S and associated signals still exist but are not used, and only VTOR_NS and its associated signals are used.
INITNSVTOR[31:7]	Input	This signal indicates the Non-secure vector table offset address out of reset, VTOR_NS.TBLOFF[31:7]. For more information on VTOR_NS, see the Arm®v8-M Architecture Reference Manual.
INITTCMEN[1:0]	Input	Tightly Coupled Memory (TCM) enable initialization out of reset:
		Bit[0] is HIGH:  Instruction Tightly Coupled Memory (ITCM) is enabled.  Data Tightly Coupled Memory (DTCM) is enabled.
		This signal controls the reset value of ITCMCR.EN and DTCMCR.EN bits. For more information on ITCMCR and DTCMCR, see the Arm® Cortex®-M55 Processor Technical Reference Manual.

Signal name	Direction	<b>Description</b>	
INITPAHBEN	Input	P-AHB enable initialization out of reset:	
		HIGH P-AHB is enabled. LOW P-AHB disabled.	
		For more information on PAHBCR, see the Arm® Cortex®-M55 Processor Technical Reference Manual.	

## C.5 Cache initialization signal

The data and instruction caches can be automatically initialized when enabled at reset or if the PDRAMS power domain is enabled during runtime. This functionality can be disabled if required using the INITL1RSTDIS signal. The following table describes the INITL1RSTDIS signal.

Table C-5: Cache initialization signal

Signal name	Direction	Description		
INITL1RSTDIS	Input	Disable L1 cache invalidation out of reset.		
		HIGH Disable automatic invalidation of the L1 cache.  LOW Enable automatic invalidation of the L1 cache that occurs in the following cases:		
		<ul> <li>The P-Channel is used to turn on the PDCORE domain. Power mode transitions from OFF to ON or OFF to EPU_OFF. Invalidation does not occur on transitions from OFF to MEM_RET or MEM_RET to ON.</li> </ul>		
		<ul> <li>nSYSRESET is asserted when the PDRAMS are powered on, that is, when the processor is in either of the following:</li> </ul>		
		<ul> <li>The power modes ON (cache) or EPU_OFF (cache). Arm does not recommend that you assert nSYSRESET when the processor is ON (Cache) or EPU_OFF (Cache) because this can cause a system error.</li> </ul>		
		<ul> <li>The WARM_RST power mode with PDRAMS on.</li> </ul>		
		The P-Channel is used to move the power mode from ON (no cache) to ON (cache).		
		Note:		
		If the P-Channel is used to control the processor power mode selection, then this signal must be tied LOW unless valid cache RAM content is required to be preserved after WARM_RST.		
		If INITECCEN is HIGH, this signal must be LOW on reset unless the content of the instruction and data cache tag RAMs is guaranteed to be valid.  For more information on the P-Channel and power modes, see 7. Power management on page 126.		

### C.6 Instruction execution control signals

The following table shows the instruction execution control signals that must be connected in your *System on Chip* (SoC) design.

Table C-6: Instruction execution control signals

Signal name	Direction	Description	
CPUWAIT	Input	Stall the core out of reset.	
CURRNS	Output	Current Security state of the Cortex®-M55 processor:	
		HIGH Processor is in Non-secure state.  LOW Processor is in Secure state.	
		If the Cortex®-M55 processor is not configured for Security Extension support, this signal is always asserted.	
CURRPC[31:1]	Output	This signal is the address of the current instruction the processor is executing.  Note:  CURRNS indicates the Security state of the executing instruction.	
FAULTSTAT[42:0]	Output	This signal is asserted when the processor detects a fault while an exception is in progress. The signal encodes all the following Fault Status Registers:  FAULTSTAT[42:35] SFSR[7:0] FAULTSTAT[34] HFSR.DEBUGEVT FAULTSTAT[33] HFSR.FORCED FAULTSTAT[32] HFSR.VECTTBL FAULTSTAT[31:16] UFSR FAULTSTAT[15:8] BFSR FAULTSTAT[7:0] MMFSR  Note: This signal is not fully synchronous with the detection of the fault inside the processor.	

### C.7 Instruction Tightly Coupled Memory interface signals

The following table shows the Cortex®-M55 processor *Instruction Tightly Coupled Memory* (ITCM) interface signals. If you do not use the ITCM in your SoC, you must tie all the ITCM interface input signals to LOW.

Table C-7: ITCM interface signals

Signal name	Direction	Phase	Description
ITCMADDR[23:2]	Output	Address	Transfer address for reads and writes.
			All ITCM accesses are 32-bit aligned. If necessary, the processor selects read data based on the full address.
ITCMCS	Output	Address	RAM chip select.

Signal name	Direction	Phase	Description
ITCMPRIV	Output	Address	Privilege level of access:
			0 User access. 1 Privileged access.
ITCMWR	Output	Address	RAM write enable:
			<ul><li>0 Read access request.</li><li>1 Write-Access request.</li><li>Valid when ITCMCS is HIGH.</li></ul>
ITCMBYTEWR[4:0]	Output	Address	Byte write strobes.
			n<4 Bit[n] is to indicate data bits [8n+7:8n]. n=4 Bit[n] is to indicate that Error Correcting Code (ECC) information is written in ITCMWDATA[38:32].
			This signal is valid when ITCMCS is HIGH.
			Note:  If ITCMWR is 0b0, ITCMBYTEWR = 0b0.
ITCMWDATA[38:0]	Output	Address	ITCMWDATA[31:0] Write data (32-bits). ITCMWDATA[38:32] ECC information (7-bits).
			ITCMBYTEWR defines validity of this signal on a byte-wise basis, otherwise, memory ignores this signal.
			If ECC is not configured, ITCMWDATA[38:32] can be left unconnected.
ITCMMASTER[3:0]	Output	Address	Encodes the requestor of the current access:  Ob0000 Instruction fetch. Ob0001 Data that is read from software on the processor. Ob0010 Vector fetch on exception entry. Ob0011 Read from System AHB (S-AHB). Ob0100 Debugger read. Ob0101 Memory Built-In Self Test (MBIST) access. Ob1001 Data write from software on the processor, including Read Modify Write (RMW) read access. Ob1011 Debugger write. Ob1100 ECC correction. Ob1101 Stack pointer vector fetch, indicating that the TCM access is associated with reading the initial stack pointer from the reset vector. Ob1110 Write from S-AHB, including RMW read access.  Can be used to monitor debug requests or used to change the behavior of TCM accesses for debug.
ITCMRDATA[38:0]	Input	Response	ITCMRDATA[31:0] Read data (32-bits). ITCMRDATA[38:32] ECC information (7-bits).
			All data bytes are valid on the last cycle of a read response phase. The processor ignores this signal on all other cycles.

Direction	Phase	Description
Input	Response	Wait signal for read and write operations to extend the current response phase:
		O Complete phase.  1 Extend phase.  For more information, see the Arm® Cortex®-M55 Processor Integration and Implementation Manual.
Input	Response	Error indication for the current transaction, valid on the last cycle of the response phase.  O No error.  From.
lı	nput	

# C.8 Data Tightly Coupled Memory interface signals

The following table shows the Cortex®-M55 processor *Data Tightly Coupled Memory* (DTCM) interface signals. If you are not using DTCM in your SoC, you must tie all the DTCM interface input signals to LOW.

#### Table C-8: DTCM interface signals

Signal name	Direction	Phase	Description
D*TCMADDR[23:4]	Output	Address	Transfer address for both reads and writes.
			All DTCM accesses are 32-bit aligned. The processor selects read data as required based on the full address.
D*TCMCS	Output	Address	RAM chip select.
D*TCMPRIV	Output	Address	Privilege level of access:
			<ul><li>0 User access.</li><li>1 Privileged access.</li></ul>
D*TCMWR	Output	Address	RAM write enable:
			<ul> <li>0 Read access request.</li> <li>1 Write access request.</li> <li>Valid when D*TCMCS is HIGH.</li> </ul>
D*TCMBYTEWR[4:0]	Output	Address	Byte write strobes.
			n<4 Bit[n] is to indicate data bits [8n+7:8n]. n=4 Bit[n] is to indicate that Error Correcting Code (ECC) information is written in D*TCMWDATA[38:32].
			This signal is valid when D*TCMCS is HIGH.
			Note: If D*TCMWR is 0, D*TCMBYTEWR is 0x0.

Signal name	Direction	Phase	Description
D*TCMWDATA[38:0]	Output	Address	D*TCMWDATA[31:0] Write data (32-bits).  D*TCMWDATA[38:32] Error Correcting Code (ECC) information (7-bits).  D*TCMBYTEWR defines validity of this signal on a byte-wise basis, otherwise memory ignores this signal. If ECC is not configured, D*TCMWDATA[38:32] can be left unconnected.
D*TCMMASTER[3:0]	Output	Address	Encodes the requestor of the current access:  Ob0000 Instruction fetch. Ob0001 Data that is read from software on the processor. Ob0010 Vector fetch on exception entry. Ob0011 Read from Subordinate AHB (S-AHB). Ob0100 Debugger read. Ob0101 Memory Built-In Self Test (MBIST) access. Ob1001 Data write from software on the processor, including Read Modify Write (RMW) read access. Ob1011 Debugger write. Ob1101 ECC correction. Ob1101 Stack pointer vector fetch, indicating that the TCM access is associated with reading the initial stack pointer from the reset vector. Ob1110 Write from S-AHB including RMW read access.  Can be used to monitor debug requests or used to change the behavior of TCM accesses for debug.
D*TCMRDATA[38:0]	Input		D*TCMRDATA[31:0] Read data (32-bits). D*TCMRDATA[38:32] ECC information (7-bits).  All data bytes are valid on the last cycle of a read response phase. The processor ignores this signal on all other cycles.
D*TCMWAIT	Input	Response	Wait signal to extend the current data phase:  Complete phase.  Extend phase.
D*TCMERR	Input	Response	Error indication for the current transaction, valid on the last cycle of the response phase.  LOW No error.  HIGH Error.

## C.9 M-AXI interface signals

The Manager AXI (M-AXI) interface implements the standard set of AMBA® 5 AXI read and write channel signals.

The following table shows the M-AXI manager interface signals. For more information on the AMBA AXI signals, see the AMBA® AXI and ACE Protocol Specification .

### Table C-9: M-AXI interface signals

Signal name	Direction	Description
ACLKEN	Input	Clock enable for the AXI port. Supports semi-synchronous operation of the interface relative to the processor clock.
		Note:  ACLKEN can be used to clock all other M-AXI signals at an integer division of the processor clock. This includes support for timing the interface at n:1 for all other signals.
AWAKEUP	Output	Indicates that the manager starts a transaction and sends it to the interconnect.
AWVALID	Output	Write address valid signal.
AWADDR[31:0]	Output	Write address signal.
AWBURST[1:0]	Output	Write burst type signal.
AWLEN[2:0]	Output	Write burst length signal.
AWSIZE[1:0]	Output	Write burst size signal.
AWLOCK	Output	Write lock type signal.
AWPROT[2:0]	Output	Write protection type signal.
AWREADY	Input	Write address ready signal.
AWID[1:0]	Output	Write request ID signal.
		0b00Writes to Normal Non-cacheable memory and all store-exclusive transactions.0b01Writes to cacheable memory.0b10Writes to Device memory.0b11Cache line evictions.
AWCACHE[3:0]	Output	Outer Cacheability attributes. For more information on the encoding of this signal, see the AMBA® AXI and ACE Protocol Specification
AWINNER[3:0]	Output	Inner Cacheability attributes. The encoding is identical to AWCACHE[3:0]. For more information on the encoding of AWCACHE[3:0] signal, see the AMBA® AXI and ACE Protocol Specification.
AWDOMAIN[1:0]	Output	Inner and outer Shareability attributes as defined in the active memory map.  Ob00 Non-shareable Ob01 Reserved Ob10 Inner Shareable and Outer Shareable Ob11 System  For more information on the encoding of this signal, see the AMBA® AXI and ACE Protocol Specification .
AWSPARSE	Output	Transaction might use sparse writes strobes. This signal indicates a write burst which might contain a beat which includes sparse data. That is, a beat which cannot be directly translated into an AHB transaction. If the signal is LOW, then the burst is guaranteed to be made up of contiguous and appropriately aligned data relative to data size.
AWMASTER	Output	Initiator of access.  O Processor access.  1 Debugger access.
ARVALID	Output	Read address valid signal.
ARADDR[31:0]	Output	Read address signal.
ARBURST[1:0]	Output	Read burst type signal.
ARLEN[7:0]	Output	Read address burst length signal.

Signal name	Direction	Description		
ARSIZE[1:0]	Output	Read burst size signal.		
ARLOCK	Output	Read lock type signal.		
ARPROT[2:0]	Output	Read protection type signal.		
ARREADY	Input	Read address ready signal.		
ARID[2:0]	Output	Read request ID signal.		
		0b000All accesses to Non-cacheable and Device memory regions (including bursts).0b010Data cache linefills from linefill buffer 0.0b011Data cache linefills from linefill buffer 1.0b100Instruction fetch or instruction linefill and vector fetch on exception entry.		
ARCACHE[3:0]	Output	Outer Cacheability attributes. For more information on the encoding of this signal, see the AMBA® AXI and ACE Protocol Specification .		
ARINNER[3:0]	Output	Inner Cacheability attributes. The encoding is identical to ARCACHE[3:0]. For more information on the encoding of ARCACHE[3:0] signal, see the AMBA® AXI and ACE Protocol Specification.		
ARDOMAIN[1:0]	Output	Inner and Outer Shareability attributes as defined in the active memory map.		
		0b00       Non-shareable         0b01       Reserved         0b10       Inner Shareable and Outer Shareable         0b11       System    For more information on the encoding of this signal, see the AMBA® AXI and ACE Protocol Specification .		
ARMASTER	Output	Initiator of access.		
	Catput	<ul><li>0 Processor access.</li><li>1 Debugger access.</li></ul>		
WID[1:0]	Output	Write data ID signal. Used to connect to AXI3 interconnect or subordinates.		
		Can be ignored for AXI4 or AXI5 interconnect or subordinates.		
		<ul> <li>0b00 Writes to Normal Non-cacheable memory and all store-exclusive transactions.</li> <li>0b01 Writes to cacheable memory.</li> <li>0b10 Writes to Device memory.</li> <li>0b11 Cache line evictions.</li> </ul>		
WVALID	Output	Write data valid signal.		
WLAST	Output	Indicates last transfer in a write burst.		
WSTRB[7:0]	Output	Write byte lane strobes.		
WDATA[63:0]	Output	Write data signal.		
WPOISON	Output	Indicates that a set of data bytes has been corrupted.		
WDATACHK[7:0]	Output	This signal can be used to detect, and potentially correct data bytes that might be corrupted.		
WREADY	Input	Write data ready signal.		
RVALID	Input	Read data valid signal.		
RID[2:0]	Input	Read data ID.		
		0b000All accesses to Non-cacheable and Device memory regions (including bursts).0b010Data cache linefills from linefill buffer 0.0b011Data cache linefills from linefill buffer 1.0b100Instruction fetch or instruction linefill.		

Signal name	Direction	Description		
RLAST	Input	Indicates last transfer in read data.		
RDATA[63:0]	Input	Read data.		
RRESP[1:0]	Input	Read data response.		
RPOISON	Input	Indicates that a set of data bytes has been corrupted.		
RDATACHK[7:0]	Input	This signal can be used to detect, and potentially correct data bytes that might be corrupted.		
RREADY	Output	Read data ready signal.		
BVALID	Input	Write response valid signal.		
BID[1:0]	Input	Write response ID signal.		
		<ul> <li>0b00 Writes to Normal Non-cacheable memory and all store-exclusive transactions.</li> <li>0b01 Writes to cacheable memory.</li> <li>0b10 Writes to Device memory.</li> <li>0b11 Cache line evictions.</li> </ul>		
BRESP[1:0]	Input	Write response signal.		
BREADY	Output	Write response ready signal.		

### C.9.1 M-AXI interface protection signals

The following table shows the M-AXI interface protection signals.

Table C-10: M-AXI interface protection signals

Signal name	Direction	Description
ACLKENCHK	Input	Odd parity of ACLKEN.
AWAKEUPCHK	Output	Odd parity of AWAKEUP
ARVALIDCHK	Output	Odd parity of ARVALID.
ARREADYCHK	Input	Odd parity of ARREADY.
ARADDRCHK[3:0]	Output	Odd parity of ARADDR[31:0] at 8-bit granularity.
ARIDCHK	Output	Odd parity of ARID[2:0].
ARLENCHK	Output	Odd parity of ARLEN[3:0].
ARUSERCHK	Output	Odd parity of (ARINNER[3:0], ARMASTER).
ARCTLCHK0	Output	Odd parity of (ARSIZE[2:0], ARBURST[1:0], ARLOCK, ARPROT[2:0]).
ARCTLCHK1	Output	Odd parity of ARCACHE[3:0].
ARCTLCHK2	Output	Odd parity of ARDOMAIN[1:0].
AWVALIDCHK	Output	Odd parity of AWVALID.
AWREADYCHK	Input	Odd parity of AWREADY.
AWADDRCHK[3:0]	Output	Odd parity of AWADDR[31:0] at 8-bit granularity.
AWIDCHK	Output	Odd parity of AWID[1:0].
AWLENCHK	Output	Odd parity of AWLEN[3:0].
AWUSERCHK	Output	Odd parity of (AWSPARSE, AWINNER[3:0], AWMASTER).
AWCTLCHK0	Output	Odd parity of (AWSIZE[2:0], AWBURST[1:0], ARLOCK, ARPROT[2:0]).
AWCTLCHK1	Output	Odd parity of (AWCACHE[3:0], AWPROT[2:0], AWLOCK).

Signal name	Direction	Description
AWCTLCHK2	Output	Odd parity of AWDOMAIN[1:0].
RVALIDCHK	Input	Odd parity of RVALID.
RREADYCHK	Output	Odd parity of RREADY.
RIDCHK	Input	Odd parity of RID[2:0].
RLASTCHK	Input	Odd parity of RLAST.
RRESPCHK	Input	Odd parity of RRESP[1:0].
RPOISONCHK	Input	Odd parity of RPOISON.
WVALIDCHK	Output	Odd parity of WVALID.
WREADYCHK	Input	Odd parity of WREADY.
WSTRBCHK	Output	Odd parity of WSTRB[7:0].
WIDCHK	Output	Odd parity of WID[1:0].
WLASTCHK	Output	Odd parity of WLAST.
WPOISONCHK	Output	Odd parity of WPOISON.
BVALIDCHK	Input	Odd parity of BVALID.
BREADYCHK	Output	Odd parity of BREADY.
BIDCHK	Input	Odd parity of BID[2:0].
BRESPCHK	Input	Odd parity of BRESP[1:0].

# C.10 S-AHB interface signals

The S-AHB interface provides direct access to the processor *Tightly Coupled Memory* (TCM) interfaces.

The following table shows the signals for the S-AHB interface.

Table C-11: S-AHB interface signals

Signal name	Direction	Description
HSELS	Input	This signal selects access to Tightly Coupled Memory (TCM) interfaces.
HTRANSS[1:0]	Input	Transfer type.
HBURSTS[2:0]	Input	Transfer burst length.
HADDRS[31:0]	Input	Transfer address and selected TCM interface.
HWRITES	Input	Write transfer.
HSIZES[2:0]	Input	Transfer size.
HWDATAS[63:0]	Input	Write data.
HWSTRBS[7:0]	Input	Write data byte lane strobes.
HPROTS[6:0]	Input	Protection and outer memory attributes.
HNONSECS	Input	Security level, asserted to indicate a Non-secure transfer. For more information, see the Arm® AMBA® 5 AHB Protocol Specification.
HREADYS	Input	Data phase that is associated with the previous transfer on the interconnect is complete.  The interconnect sends the signal to all AHB subordinates and to the manager, which started the transfer.
HREADYOUTS	Output	Subordinate ready.

Signal name	Direction	Description
HRDATAS[63:0]	Output	Read data.
HRESPS	Output	Subordinate response.
SAHBWABORT		Indicates asynchronous abort for writes from TCM errors indicated on ITCMERR, D0TCMERR, D1TCMERR, D2TCMERR, or D3TCMERR.

### C.10.1 S-AHB interface protection signals

The following table shows the Subordinate AHB (S-AHB) interface protection signals.

#### Table C-12: S-AHB interface protection signals

Signal name	Direction	Description
HREADYCHKS	Input	Odd parity of HREADYS.
HREADYOUTCHKS	Output	Odd parity of HREADYOUTS.
HTRANSCHKS	Input	Odd parity of HTRANSS[1:0].
HADDRCHKS[3:0]	Input	Odd parity of HADDRS[31:0] at 8-bit granularity.
HRDATACHKS[7:0]	Output	Odd parity of HRDATAS[63:0] at 8-bit granularity.
HWDATACHKS[7:0]	Input	Odd parity of HWDATA[63:0] at 8-bit granularity.
HWSTRBCHKS	Input	Odd parity of HWSTRBS[7:0].
HPROTCHKS	Input	Odd parity of HPROTS[6:0].
HCTRLCHK1S	Input	Odd parity of (HBURSTS[2:0], HNONSECS, HWRITES, HSIZES[2:0])
HRESPCHKS	Output	Odd parity of HRESPS.
HSELCHKS	Input	Odd parity of HSELS.
SAHBWABORTCHK	Output	Odd parity of SAHBWABORT

## **C.11 P-AHB** interface signals

The Peripheral AHB (P-AHB) interface implements the standard set of AMBA® 5 AHB signals.

The following table shows the signals for the P-AHB interface.

#### Table C-13: P-AHB interface signals

Signal name	Direction	Description
HTRANSP[1:0]	Output	Transfer type.
HBURSTP[2:0]	Output	Transfer burst length.
HADDRP[31:0]	Output	Transfer address.
HWRITEP	Output	Write transfer.
HSIZEP[2:0]	Output	Transfer size.
HWDATAP[31:0]	Output	Write data.

Signal name	Direction	Description		
HPROTP[6:0]	Output	Protection and outer memory attributes.		
		Note: HPROTP[0] is always 0b1 as the interface does not support instruction fetch.		
HNONSECP	Output	Asserted to indicate a Non-secure transfer.		
HREADYP	Input	Subordinate ready.		
HRDATAP[31:0]	Input	Read data.		
HRESPP	Input	Subordinate response.		
HMASTERP	Output	Initiator of the access:		
		<ul><li>0 Processor access.</li><li>1 Debugger access.</li></ul>		
HEXCLP	Output	Exclusive request.		
		Address phase control signal that indicates whether an access is a result of either a:  • LDREX instruction.		
		STREX instruction.		
		<ul> <li>Non-exclusive (standard) transaction.</li> <li>Exclusive transaction.</li> </ul>		
HEXOKAYP	Input	Exclusive response.		
		This data phase signal is sampled on HREADYC, and it indicates whether the exclusive request was granted.		
		O Exclusive access failed.		
		1 Exclusive access that is granted.		

### **C.11.1** P-AHB interface protection signals

The following table shows the Peripheral AHB (P-AHB) interface protection signals.

Table C-14: P-AHB interface protection signals

Signal name	Direction	Description
HREADYCHKP	Input	Odd parity of HREADYP.
HTRANSCHKP	Output	Odd parity of HTRANSP[1:0].
HADDRCHKP[3:0]	Output	Odd parity of HADDRP[31:0] at 8-bit granularity.
HRDATACHKP[3:0]	Input	Odd parity of HRDATAP[31:0] at 8-bit granularity.
HWDATACHKP[3:0]	Output	Odd parity of HWDATA[31:0] at 8-bit granularity.
HCTRLCHK1P	Output	Odd parity of (HBURSTP[2:0], HNONSECP, HWRITEP, HSIZEP[2:0])
HCTRLCHK2P	Output	Odd parity of (HEXCLP, HMASTERP)
HPROTCHKP	Output	Odd parity of HPROTS[6:0].
HRESPCHKP	Input	Odd parity of (HRESPP, HEXOKAYP)

## C.12 D-AHB interface signals

The following table shows the Debug AHB (D-AHB) interface signals.

Table C-15: D-AHB interface signals

Signal name	Direction	Description		
HTRANSD[1:0]	Input	Indicates the type of current transfer.		
		Note:  HTRANSD[0] is ignored by the processor, all transactions are treated as either Non-sequential or Idle.		
HBURSTD[2:0]	Input	Transfer burst length. Indicates whether the transfer is part of a burst. Debug accesses are always treated as SINGLE, and this signal is ignored.		
HADDRD[31:0]	Input	Transfer address.		
HWRITED	Input	Write transfer.		
HSIZED[2:0]	Input	Transfer size. Indicates the size of the access. Accesses can be:		
		0b000         Byte.           0b001         Halfword.           0b010         Word.           Note:         HSIZED[2] is ignored by the processor.		
HWDATAD[31:0]	Input	Write data. Data write bus.		
HPROTD[6:0]	Input	Protection and outer memory attributes. Provides information on the access.  Note: HPROTD[0] is ignored by the processor, all debug transactions are treated as data accesses.		
HNONSECD	Input	Security level that is requested by debug access, asserted to indicate a Non-secure transfer.  The resultant security level of the debug access depends on the debug control registers in the processor and the debug access control signals.		
HREADYD	Output	Subordinate ready. When HIGH indicates that a transfer has completed on the bus. This signal is driven LOW to extend a transfer.		
HRDATAD[31:0]	Output	Read data.		
HRESPD	Output	Subordinate response		

### C.12.1 D-AHB interface protection signals

The following table shows the *Debug AHB* (D-AHB) interface signals.

Table C-16: D-AHB interface protection signals

Signal name	Direction	Description
HREADYCHKD	Output	Odd parity of HREADYD.
HTRANSCHKD	Input	Odd parity of HTRANSD[1:0].
HADDRCHKD[3:0]	Input	Odd parity of HADDRD[31:0] at 8-bit granularity.
HRDATACHKD[3:0]	Output	Odd parity of HRDATAD[31:0] at 8-bit granularity.
HWDATACHKD[3:0]	Input	Odd parity of HWDATAD[31:0] at 8-bit granularity.

Signal name	Direction	Description
HCTRLCHK1D	Input	Odd parity of (HBURSTD[2:0], HNONSECD, HWRITED, HSIZED[2:0]).
HPROTCHKD	Input	Odd parity of HPROTD[6:0].
HRESPCHKD	Output	Odd parity of HRESPD.

## **C.13 EPPB interface signals**

The following table shows the External Private Peripheral Bus (EPPB) APB interface signals.

#### Table C-17: EPPB signals

Signal name	Direction	Description	
PSEL	Output	APB device select. Indicates that a data transfer is requested.	
PENABLE	Output	APB control signal. Strobe to time all accesses. Indicates the access phase of an APB transfer.	
PPROT[2:0]	Output	Transfer privilege and security level.	
PWRITE	Output	Write transfer.	
PSTRB[3:0]	Output	Write data byte strobes	
PADDR[19:2]	Output	Transfer address.	
PADDR31	Output	nitiator of the transfer.	
		0 Processor 1 Debugger	
PWDATA[31:0]	Output	APB 32-bit write data bus.	
PREADY	Input	APB subordinate ready signal. This signal is driven LOW if the currently accessed APB device requires extra wait states to complete the transfer.	
PSLVERR	Input	APB subordinate error signal. This signal is driven HIGH if the currently accessed APB device cannot handle the requested transfer.	
PRDATA[31:0]	Input	APB 32-bit read data bus.	

### C.13.1 EPPB interface protection signals

The following table shows the External Peripheral Bus (EPPB) interface protection signals.

Table C-18: EPPB interface protection signals

Signal name	Direction	Description
PSELCHK	Output	Odd parity of PSEL.
PREADYCHK	Input	Odd parity of PREADY.
PENABLECHK	Output	Odd parity of PENABLE.
PADDRCHK[3:0]	Output	Odd parity, at 8-bit granularity, of (PADDR31, 0b0000000000,PADDR[19:2],0b00)
PRDATACHK[3:0]	Input	Odd parity of PRDATA[31:0] at 8-bit granularity.
PWDATACHK[3:0]	Output	Odd parity of PWDATA[31:0] at 8-bit granularity.
PCTRLCHK	Output	Odd parity of (PPROT[2:0],PWRITE)

Signal name	Direction	Description
PSTRBCHK	Output	Odd parity of PSTRB[3:0].
PSLVERRCHK	Input	Odd parity of PSLVERR.

# C.14 External coprocessor interface signals

The following table lists the external coprocessor interface signals.

Table C-19: External coprocessor interface signals

Signal name	Direction	Description
CPRESETOUTn	Output	This signal is asserted when the processor PDCORE domain is in reset.
CPENABLED[7:0]	Output	Indicates which coprocessor is enabled in the:
		CPACR register associated with the Security state of the processor.
		NSACR register if the processor is executing in Non-secure state.
		Note: The CPACR is banked when the implementation includes the Security Extension.
CPPWRSU[7:0]	Output	Indicates which coprocessors are permitted to become <b>UNKNOWN</b> .
CPSPRESENT[7:0]	Input	Indicates which Secure coprocessors are present in the system.
CPNSPRESENT[7:0]	Input	Indicates which Non-secure coprocessors are present in the system.
CPCDP	Output	Coprocessor command operation.
CPMCR	Output	Coprocessor register transfer from processor operation.
CPMRC	Output	Coprocessor register transfer to processor operation.
CPSIZE	Output	Coprocessor size operation.
CPNUM[2:0]	Output	Coprocessor number request.
CPREGS[11:0]	Output	Operation register fields.
CPOPC[8:0]	Output	Operation opcode fields.
CPPRIV	Output	Indicates operation privilege.
CPNSATTR	Output	Indicates operation Security state.
CPVALID	Output	Indicates whether the coprocessor operation is valid.
CPREADY	Input	Indicates whether the coprocessor is stalled or ready.
CPERROR	Input	Indicates that the coprocessor is not present or the instruction is not supported.
CPWDATA[63:0]	Output	The coprocessor write data bus.
CPRDATA[63:0]	Input	The coprocessor read data bus.

### **C.15** Arm Custom Instructions signals

The Cortex®-M55 processor implements *Arm Custom Instruction* (ACI) through the *Custom Datapath Extension* (CDE) for Armv8-M.

#### **ACI** signals

The ACI signals for the CDE and EPCDE modules are documented in the see Arm® Cortex®-M55 Processor Integration and Implementation Manual, which is a confidential document available only to licensees.

The following table describes the ACI static configuration signal.

#### Table C-20: ACI static configuration signal

Signal name	Direction	Description
CFGNOCDECP[7:0]	Input	Disable support for mapping of CDE onto coprocessor instructions.
		If Verilog parameter CDEMAPPEDONCPn is set to 1, setting CFGNOCDECP[n] to 1 will force the external interface coprocessor instruction behaviour for CPn.

### C.16 Debug interface signals

The following table shows the debug interface signals.



For more information on debug authentication, see the section on authentication rules in the  $Arm^{\mathbb{R}}$  CoreSight<sup>TM</sup> Architecture Specification v3.0.

#### Table C-21: Debug signals

Signal name	Direction	Description
HALTED	Output	In halting mode debug. HALTED remains asserted while the processor is in debug.
DBGRESTART	Input	Request for synchronized exit from halt mode. Forms a handshake with DBGRESTARTED. If multiprocessor debug support is not required, DBGRESTART must be tied LOW.
DBGRESTARTED	Output	Handshake for DBGRESTART.
EDBGRQ	Input	External debug request. A debug agent in the system asserts this signal to request that the processor enters Debug state.
DBGEN	Input	Invasive debug enable. When LOW, disables all halt-mode and invasive debug features.
NIDEN	Input	Non-invasive debug enable. When LOW, disables all trace and non-invasive debug features.
SPIDEN	Input	Secure invasive debug enable. When LOW, disables all halt mode and invasive debug features when the processor is in Secure state.
SPNIDEN	Input	Secure non-invasive debug enable.
		Controls access to non-invasive debug features when the processor is in Secure state and SPIDEN is LOW.

### C.17 P-Channel and Q-Channel power control signals

The Cortex®-M55 processor PDCORE, PDEPU, and PDRAMS power domains are controlled by a P-Channel interface because there are multiple power modes, and each power mode is a combination of states for these domains. The debug power domain, PDDEBUG, is controlled by a Q-Channel interface because there are only two power modes, that is, ON and OFF.

#### PDCORE P-Channel interface signals

The following table shows the PDCORE, PDEPU, and PDRAMS P-Channel signals.



- For applications using LOCKSTEP, the COREPREQ signal must be synchronized outside the processor. This ensures that both processors in lockstep received COREPREQ changes on the same cycle.
- For more information on COREPACTIVE signal encoding, see 7.5.1 COREPACTIVE signal encoding on page 136.

#### Table C-22: PDCORE P-Channel interface signals

Signal name	Direction	Description
COREPREQ	Input	Request to transition to power mode indicated by COREPSTATE.
COREPSTATE[4:0]	Input	Requested power mode.
COREPACCEPT	Output	Acceptance of the transition to the requested power mode.
COREPDENY	Output	Denial of the power mode transition request.
COREPACTIVE[20:0]	Output	Hint signal from processor for minimum required mode.

#### PDDEBUG Q-Channel interface signals

The following table shows the PDDEBUG Q-Channel interface signals.



The Q-Channel input PWRDBGQREQn signal is asynchronous to DBGCLK and is synchronized inside the Cortex®-M55 processor.

#### Table C-23: PDDEBUG Q-Channel interface signals

Signal name	Direction	Description
PWRDBGQREQn	Input	Debug domain quiescence request signal.
PWRDBGQACCEPTn	Output	Debug domain quiescence request accepted.
PWRDBGQDENY	Output	Debug domain quiescence request denied.
PWRDBGQACTIVE	Output	Debug logic active or activation request.
PWRDBGWAKEQACTIVE	Output	Debug request in progress. System-level power control must power up PDDEBUG domain to complete transaction.

### C.18 Q-Channel clock control signals

The CLKIN and DBGCLK, which can be gated at the system-level, is controlled by a separate Q-Channel interface.

The following table shows the Q-Channel signals for CLKIN clock control.



The Q-Channel input CLKINQREQn signal is asynchronous to CLKIN and is synchronized inside the Cortex®-M55 processor.

#### Table C-24: Q-Channel for CLKIN control

Signal name	Direction	Description
CLKINQREQn	Input	Q-Channel for CLKIN control.
CLKINCLKQACCEPTn	Output	
CLKINQDENY	Output	
CLKINQACTIVE	Output	

The following table shows the debug Q-Channel signals for DBGCLK clock control.



The Q-Channel input DBGCLKQREQn signal is asynchronous to DBGCLK and is synchronized inside the Cortex®-M55 processor.

#### Table C-25: Q-Channel signals for DBGCLK control

Signal name	Direction	Description
DBGCLKQREQn	Input	Q-Channel for DBGCLK clock control.
DBGCLKQACCEPTn	Output	
DBGCLKQDENY	Output	
DBGCLKQACTIVE	Output	

### C.19 Power compatibility control signals

The following table shows the power compatibility control signals.

Table C-26: Power compatibility control signals

Signal name	Direction	Description
SLEEPING	Output	When HIGH indicates that the processor is ready to enter a low-power state. When LOW, indicates that the processor is running or wants to leave sleep mode.
		If SLEEPHOLDACKn is LOW, then the processor does not perform any fetches until SLEEPHOLDREQn is driven HIGH.
SLEEPDEEP	Output	Indicates that the processor and ETM are ready to enter a low-power state and the wake up time is not critical. Only active when SLEEPING is HIGH.
SLEEPHOLDACKn	Output	Acknowledge signal for SLEEPHOLDREQn. If this signal is LOW, irrespective of the SLEEPING signal value, the processor does not advance in execution and does not perform any memory operations.
SLEEPHOLDREQn	Input	Request to extend the processor sleeping state regardless of wake up events. If the processor acknowledges this request driving SLEEPHOLDACKn LOW, this guarantees the processor remains idle even when receiving a wake up event.

### C.20 ITM interface signals

The following table shows the ATB Instrumentation Trace Macrocell (ITM) interface signals.

Table C-27: ITM interface signals

Signal name	Direction	Description
AFREADYI	Output	Trace flush acknowledge.
AFVALIDI	Input	Trace flush request.
ATDATAI[7:0]	Output	Trace data.
ATIDI[6:0]	Output	Trace source ID.
ATREADYI	Input	Trace subordinate ready.
ATVALIDI	Output	Trace transfer valid.
SYNCREQI	Input	ITM trace synchronization request.

## C.21 ETM interface signals

The following table shows the ATB CoreSight<sup>™</sup> *Embedded Trace Macrocell* (ETM) trace interface signals.

Table C-28: ETM interface signals

Signal name	Direction	Description
ATVALIDE	Output	Trace transfer is valid.
ATIDE[6:0]	Output	Trace source ID.

Signal name	Direction	Description
ATDATAE[7:0]	Output	Trace data.
AFREADYE	Output	Trace flush acknowledge.
AFVALIDE	Input	Trace flush request.
ATREADYE	Input	Trace subordinate is ready.
SYNCREQE	Input	ETM Trace synchronization request.

### C.22 Trace synchronization and trigger signals

The following table shows the trace synchronization and trigger interface signals

Table C-29: Trace synchronization and trigger signals

Name	Туре	Description
TRCENA		Status of the DEMCR.TRCENA register, indicating whether the <i>Data Watchpoint Trace</i> (DWT) and <i>Instrumentation Trace Macrocell</i> (ITM) units are enabled (when implemented).
TPIUACTV	Input	TPIU data active.
TPIUBAUD	Input	TPIU Baud indicator
DSYNC	Output	DWT synchronization request.
ETMTRIGOUT	Output	ETM trigger event output bit[0]. Indicates a trigger packet in the trace stream.

### C.23 CTI interface signals

The following table shows the Cross Trigger Interface (CTI) interface signals.

#### Table C-30: CTI signals

Signal name	Direction	Description
CTICHIN[3:0]	ln	CTI channel input
CTICHOUT[3:0]	Out	CTI channel output
CTIIRQ[1:0]	Out	CTI interrupt request

### C.24 Interrupt signals

All interrupt inputs must be generated synchronously to CLKIN. Both pulse and level interrupts are supported.

The following table shows the interrupt signals

#### Table C-31: Interrupt signals

Signal name	Direction	Description		
IRQ[479:0]	Input	External interrupt signals. The NUMIRQ parameter configures the implemented bits of this signal.		
		Note:		
		• IRQ and NMI signals are active-HIGH and the hardware is agnostic between pulse- and level-signaled interrupts.		
		You must ensure that the IRQ and NMI signals to the processor are synchronized to CLKIN using the appropriate circuit.		
NMI	Input	Non-maskable interrupt		
CURRPRI[7:0]	Output	Current interrupt priority level.  If the processor is in Handler mode for an exception with configurable priority CURRPRI indicates the programmed priority level of the exception.		
		If the processor is in handler mode for an exception with negative priority CURRPRI is 0.		
		If the processor is in Thread mode CURRPRI is dependent on whether a base priority mask is enabled by setting BASEPRI > 0:		
		BASEPRI==0 CURRPRI=0		
		BASEPRI > 0 CURRPRI=BASEPRI		
		The current exception number can be determined using the output signal INTNUM.		
INTNUM[8:0]	Output	Interrupt number of the current execution context, from bits [8:0] of IPSR.  Note:		
		When the processor is in Thread mode, INTNUM is 0.		
		When the processor is in Handler mode, INTNUM is the exception number of the currently executing exception.		

## C.25 WIC interface signals

There are two Wakeup Interrupt Controller (WIC) units that the processor supports.

- The Internal Wakeup Interrupt Controller (IWIC) that is present inside the processor.
- The External Wakeup Interrupt Controller (EWIC) that is an external peripheral to the processor.

#### WIC configuration signal

The following table shows the WIC configuration signal.

#### Table C-32: WIC configuration signal

Signal name	Direction	Description	
WICCONTROL[3:0]	Input	This signal is responsible for WIC control and configuration.	
		WICCONTROL[3]	This bit indicates the EWIC automatic sequence on powerdown sequence. This bit is connected to EWIC in the system.
		WICCONTROL[2]	This bit indicates the EWIC automatic sequence on powerup sequence. This bit is connected to EWIC in the system.
		WICCONTROL[1]	This bit indicates that IWIC must be used.
		WICCONTROL[0]	This bit indicates that SLEEPDEEP is WIC sleep.
		Note:	
		If No Wakeup ir	nterrupt controller is included, WICCONTROL[3:0] must be tied to 0b0000.
			ot included in the processor configuration, WICCONTROL[1] must be tied to 0b0. cluded in the system, WICCONTROL[3:1]must be tied to 0b001.

### **IWIC** interface signals

The following table shows the IWIC signals.

#### Table C-33: IWIC signals

Signal name	Direction	Description	
IWICCLK	Input	This signal is the IWIC clock.	
nIWICRESET	Input	This is an active-LOW IWIC reset signal. This signal is internally synchronized to IWICCLK.  If Dual-Core Lockstep is not configured in the processor the nIWICRESET signal is treated as an asynchronous input. Reset assertion is fully asynchronous and does not require an active clock. Reset deassertion is synchronised inside the processor.  If DCLS is configured in the processor, by setting the Verilog parameter LOCKSTEP, this signal must be asserted and de-asserted together with nIWICRESETDCLS. If IWICCLK is active when nIWICRESET is asserted or de-asserted, then the signal must be constrained such that nIWICRESET is stable on the rising edge of the clock.	
IWAKEUP	Output	This signal indicates the IWIC wake-up event that is dete	ected when the processor is in WIC sleep.
IWICSENSE[482:0]	Output	This signal indicates which input events cause the WIC to generate the IWAKEUP signal. The wiclines configuration parameter determines the usable width of this signal. Therefore, only th IWICSENSE[WICLINES-1:0] bits are implemented and the remaining bits are driven LOW.  The mapping to input events is:	
		IWICSENSE[482:3] IWICSENSE[2] IWICSENSE[1] IWICSENSE[0]  Note:  If No Wakeup interrupt controller is included, WICC  If the IWIC is not included in the processor configuration of the EWIC is not included in the system, WICCONTRO	ration, WICCONTROL[1] must be tied to 0b0.

### **EWIC** interface signal

The following table shows the EWIC signal.

#### Table C-34: EWIC signal

Signal name	Direction	Description
EWAKEUP	'	The processor uses this signal to drive the COREPACTIVE output signal. This signal is asserted to indicate when a wakeup event is detected in WIC sleep. For more information on COREPACTIVE, see C.17 P-Channel and Q-Channel power control signals on page 381.

### C.26 Event signals

The following table shows the event signals.

#### Table C-35: Event signals

Signal name	Direction	Description
TXEV	Output	This signal is a notification of an event that the processor generates when the SEV instruction is executed. This signal is a single-cycle pulse signal.
RXEV	Input	This signal is a notification of a system event.
LOCKUP	Output	This signal is a notification that the processor is in the architected lockup state because of an unrecoverable exception.
EVENTBUS[223:0]	Output	This signal indicates the <i>Performance Monitoring Unit</i> (PMU) events. EVENTBUS[n] is pulsed for a single cycle for each event, n, on the processor.

### C.27 IDAU interface signals

An *Implementation Defined Attribution Unit* (IDAU) can control the security attributes for most of the memory the Cortex®-M55 processor addresses to a granularity of 32 bytes.

The following table shows the IDAU interface signals.

#### Table C-36: IDAU interface signals

Signal Name	Direction	Description
IDAUVALIDA	Output	Port A address valid
IDAUADDRA[31:5]	Output	Port A address
IDAUVALIDB	Output	Port B address valid
IDAUADDRB[31:5]	Output	Port B address
IDAUVALIDC	Output	Port C address valid
IDAUADDRC[31:5]	Output	Port C address
IDAUNSA	Input	Port A Non-secure
IDAUNSCA	Input	Port A Non-secure Callable
IDAUNSB	Input	Port B Non-secure
IDAUNSCB	Input	Port B Non-secure Callable
IDAUNSC	Input	Port C Non-secure
IDAUNSCC	Input	Port C Non-secure Callable

Signal Name	Direction	Description
IDAUIDA[7:0]	Input	Port A region number
IDAUIDB[7:0]	Input	Port B region number
IDAUIDC[7:0]	Input	Port C region number
IDAUDVA	Input	Port A region number valid
IDAUDVB	Input	Port B region number valid
IDAUDVC	Input	Port C region number valid
IDAUNCHKA	Input	Port A region exempt from attribution check
IDAUNCHKB	Input	Port B region exempt from attribution check
IDAUNCHKC	Input	Port C region exempt from attribution check

# C.28 Miscellaneous signals

The following table shows the miscellaneous signals. The configuration input signals are sampled at reset.

Table C-37: Miscellaneous interface signals

Signal name	Direction	Description	
TSVALUEB[63:0]	Input	Binary coded global timestamp count. This signal is synchronous to CLKIN.	
TSCLKCHANGE	Input	This signal indicates timestamp clock ratio change.	
SYSRESETREQ	Output	Request for functional reset. This can be done using either nSYSRESET or a combination of the P- Channel interface and nSYSRESET.	
ECOREVNUM[35:0]	Input	ECO revision number. The ECO revision field mappings are:  [35:32]	
REVIDRNUM[3:0]	Input	Revision ID Number  This value of this signal is reflected in the Revision ID register REVIDR[3:0].	

Signal name	Direction	Description
LOCKSVTAIRCR	Input	Disables writes to the following secure registers from software or from a debug agent that is connected to the processor.  VTOR_S.  AIRCR.PRIS.  AIRCR.BFHFNMINS.  Asserting this signal:  Prevents changes to the secure vector table base address.  Handling of secure interrupt priority.  Handling of BusFault, HardFault, and NMI security target settings in the processor.  For more information on these registers, see the Arm®v8-M Architecture Reference Manual.  This signal can be changed dynamically.
		When SECEXT=0, VTOR_S and associated signals exist but do not have any effect, and only VTOR_NS and its associated signals exist.
LOCKNSVTOR	Input	Disables writes to the VTOR_NS register.  For more information on this register, see Arm®v8-M Architecture Reference Manual.  Asserting this signal prevents changes to the Non-secure vector table base address.  This signal can be changed dynamically.  When SECEXT=0, VTOR_S and associated signals exist but do not have any effect, and only VTOR_NS and its associated signals exist.
LOCKSMPU	Input	This signal disables writes to registers that are associated with the Secure Memory Protection Unit (MPU) region from software or from a debug agent connected to the processor.  • MPU_CTRL.  • MPU_RNR.  • MPU_RBAR.  • MPU_RBAR.  • MPU_RLAR.  • MPU_RLAR.  • MPU_RLAR_An.  For more information on these registers, see the Arm®v8-M Architecture Reference Manual.  Asserting this signal prevents changes to the memory regions which have been programmed in the secure MPU. All writes to the registers are ignored.  This signal has no effect if the Cortex®-M55 processor has not been configured with support for the Security Extension, or if no Secure MPU regions have been configured.  This signal can be changed dynamically.

Signal name	Direction	Description
LOCKNSMPU	Input	This signal disables writes to registers that are associated with the Non-secure MPU region from software or from a debug agent connected to the processor.
		MPU_CTRL_NS.
		MPU_RNR_NS.
		MPU_RBAR_NS.
		MPU_RLAR_NS.
		MPU_RBAR_A_NSn.
		MPU_RLAR_A_NSn.
		For more information on these registers, see the Arm®v8-M Architecture Reference Manual.
		Asserting this signal prevents changes to the memory regions which have been programmed in the Non-secure MPU. All writes to the registers are ignored.
		This signal has no effect if the Cortex®-M55 processor has not been configured with support for Non-secure MPU regions.
		This signal can be changed dynamically.
LOCKSAU	Input	This signal disables writes to registers that are associated with the <i>Security Attribution Unit</i> (SAU) region from software or from a debug agent connected to the processor.
		• SAU_CTRL.
		SAU_RNR.
		SAU_RBAR.
		• SAU_RLAR.
		For more information on these registers, see the Arm®v8-M Architecture Reference Manual.
		Asserting this signal prevents changes to the memory regions which have been programmed in the SAU. All writes to the registers are ignored.
		This signal has no effect if the Cortex®-M55 processor has not been configured with support for the Security Extension, or if no SAU regions have been configured.
		This signal can be changed dynamically.
LOCKTCM	Input	This signal disables writes to registers that are associated with the TCM region from software or from a debug agent connected to the processor.
		• ITCMCR.
		DTCMCR.
		For more information on these registers, see the Arm® Cortex®-M55 Processor Technical Reference Manual.
		Asserting this signal prevents changes to the TCM configuration. All writes to the registers are ignored.

Signal name	Direction	Description
LOCKITGU	Input	This signal disables writes to registers that are associated with the ITCM interface security gating from software or from a debug agent connected to the processor.
		• ITGUCTRL.
		ITGU_LUTn.
		For more information on these registers, see the Arm® Cortex®-M55 Processor Technical Reference Manual.
		Asserting this signal prevents changes to the security gating configuration of the ITCM.
LOCKDTGU	Input	This signal disables writes to registers that are associated with the DTCM interface security gating from software or from a debug agent connected to the processor.
		DTGUCTRL.
		DTGU_LUTn.
		For more information on these registers, see the Arm® Cortex®-M55 Processor Technical Reference Manual.
		Asserting this signal prevents changes to the security gating configuration of the DTCM.
LOCKPAHB	Input	Disable writes to the PAHBCR register from software or from a debug agent connected to the processor.
		For more information on this register, see the Arm® Cortex®-M55 Processor Technical Reference Manual.
		Asserting this signal prevents changes to P-AHB port enable status in PAHBCR.EN.
LOCKDCAIC	Input	Disable access to the instruction cache direct cache access registers DCAICLR and DCAICRR.
		Asserting this signal prevents direct access to the instruction cache Tag or Data RAM content. This is required when using eXecutable Only Memory (XOM) on the AXI manager interface.
		When LOCKDCAIC is asserted:
		DCAICLR is RAZ/WI.
		DCAICRR is RAZ.
		For more information on these registers, see the Arm® Cortex®-M55 Processor Technical Reference Manual.

- For more information on the ITCMCR and DTCMCR registers, see 5.20 ITCMCR and DTCMCR, TCM Control Registers on page 104.
- For more information on the ITGU\_CTRL and ITGU\_LUTn registers, see 5.21 TCM security gate registers on page 106.



- For more information on DTGU\_CTRL and DTGU\_LUTn registers, see 5.21 TCM security gate registers on page 106.
- For more information on the PAHBCR register, see 5.15 PAHBCR, P-AHB Control Register on page 93.
- For more information on the DCAICLR and DCAICRR registers, see 5.12.1 DCAICLR and DCADCLR, Direct Cache Access Location Registers on page 78 and 5.12.2 DCAICRR and DCADCRR, Direct Cache Access Read Registers on page 81.

## C.29 Error interface signals

The error interface reports *Error Correcting Code* (ECC) errors that are detected in the caches and TCMs. The processor can report the location of up to two errors which occur simultaneously. It can also indicate if more than two errors have occurred, but cannot provide any additional information. The following table shows the error interface signals.

Table C-38: Error interface signals

Direction	Description		
Output	This signal indicates that an error is detected. When this signal is asserted, DMELO and DMEI0[25:0] are valid.		
Output	This signal indicates that at least two errors are detected. When this signal is asserted, DMEL1 and DMEI1[25:0] are valid.		
Output	This signal indicates that at least three errors are detected. No information about errors beyond the first two is sent.		
Output	Location of the highest priority error detected. This is a one-hot signal and the format is:		
	DMEL0[2] Error is found in the instruction cache. DMEL0[1] Error found in the data cache. DMEL0[0] Error found in the TCM.		
Output	Location of the second highest priority error detected. This is a one-hot signal and the format is:		
	DMEL1[2] Error is found in the instruction cache.  DMEL1[1] Error found in the data cache.  DMEL1[0] Error found in the TCM.		
Output	Information about the highest priority error detected. This format of the signal depends on the location of the error:		
	Instruction cache Data cache DMEI0[14:0] is the same format as bits [16:2] in IEBRO. DMEI0[15:0] is the same format as bits [17:2] in DEBRO. TCM DMEI0[25:0] is the same format as bits [27:2] in TEBRO. Unused bits of this signal are zero.		
Output	Information about the second highest priority error detected. This format of the signal depends on the location of the error:		
	Instruction cache DMEI1[14:0] is the same format as bits [16:2] in IEBR1. Data cache DMEI1[15:0] is the same format as bits [17:2] in DEBR1. TCM DMEI1[25:0] is the same format as bits [27:2] in TEBR1. Unused bits of this signal are zero.		
Output	Detected Bus Error. A parity error has been detected from a protected interface.		
,	Bit [5] PMC-100 APB parity error Bit [4] Debug AHB (D-AHB) parity error. Bit [3] Manager AXI (M-AXI) parity error. Bit [2] System AHB (S-AHB) parity error. Bit [1] Peripheral AHB (P-AHB) parity error. Bit [0] External Private Peripheral Bus (EPPB) parity error.  A single-cycle pulse on the associated bit of DBE signals an error. This signal is always 0b000000 if interface protection is not configured on the processor.		
	Output Output Output Output Output Output Output		

Signal name	Direction	Description
DFE[2:0]	Output	Detected parity error from the flip-flop protection logic.  2 IWIC flip-flop parity error 1 PDEPU flip-flop parity error 0 PDCORE flip-flop partiy error  An error in the IWIC is signalled on DFE[2] until nIWICRESET is asserted. An error in PDCORE/PDEPU is signalled on DFE[0]/DFE[1] until nPORESET is asserted. If PDCORE enters retention, then DFE[0] and DFE[1]
		is driven to 0 until PDCORE exits retention.  This signal is always 0b000 if flop parity is not configured in the processor.  Note:  There is an additional bit included in the DFE output signal from the MCU level which indicated a parity error detected in the EWIC.

### C.30 Floating-point exception signals

The following table shows the floating-point exception signals.

The floating-point exception signals indicate mathematical errors that cause floating-point exceptions. Using these to indicate floating-point exceptions permits such exceptions to be diagnosed independently from software. For example, in safety-critical systems, exceptions can be routed directly to an on-chip safety controller.



The floating-point exception signals are not related to the exception handling model. This means you can connect the floating-point exception signals to IRQ lines as your system design requires.

Table C-39: Floating-point signals

Signal name	Direction	Description
FPIXC	Output	Masked floating-point inexact exception
FPIDC	Output	Masked floating-point input denormal exception
FPOFC	Output	Masked floating-point overflow exception
FPUFC	Output	Masked floating-point underflow exception
FPDZC	Output	Masked floating-point divide-by-zero exception
FPIOC	Output	Invalid operation

### C.31 PMC-100 interface signals

The following table shows the signals that are used only by the *Programmable MBIST Controller* (PMC-100). This interface contains control and configuration signals and PMC-100 APB signals

used by an external agent to program the PMC-100. If the PMC-100 is not included in your processor configuration, then these signals are not used and must be tied off.

Table C-40: PMC-100 control and configuration signals

Signal name	Direction	Description	
PMCTEN	Input	Test enable. This is the manager hardware enable for PMC-100. When this signal is asserted, on-line MBIST transactions can occur. When this signal is deasserted and tied LOW:	
		• Only CoreSight™ registers and the internal PMC-100 control register are visible to reads from the memory mapped area in the PPB region. All other locations return zero.	
		All writes to the memory-mapped area in the PPB region are ignored.	
		On-line MBIST transactions do not occur.	
		Note: This signal is sampled only at reset.	
PMCTC	Input	Test continue pulse. This is a single cycle pulse and when enabled by an internal register in PMC-100, it causes a suspended test to continue execution.	
PMCTE	Output	Test ended. When enabled in an internal register in PMC-100, this signal indicates that the test program has completed.	
PMCTF	Output	Test failed. When enabled in an internal register in the PMC-100, this signal indicates that a memory fault has been detected.  Note:  PMCTF and PMCTE may be asserted at the same time.	

#### Table C-41: PMC-100 APB signals

Signal name	Direction	Description
PMCPSEL	Input	Transfer request
PMCPENABLE	Input	Indicates the second and subsequent cycles of an APB transfer
PMCPPROT[2:0]	Input	Transfer privilege and security level
PMCPWRITE	Input	Write transfer
PMCPADDR[11:2]	Input	Transfer address
PMCPWDATA[31:0]	Input	Write Data
PMCPSTRB[3:0]	Input	Write data byte strobes
PMCPREADY	Output	Subordinate ready
PMCPSLVERR	Output	Subordinate error response
PMCPRDATA[31:0]	Output	Read data
PMCPSELCHK	Input	Odd parity of PSEL
PMCPREADYCHK	Output	Odd parity of PREADY
PMCPENABLECHK	Input	Odd parity of PENABLE
PMCPADDRCHK[1:0]	Input	Odd parity of {PADDR[11:8], [7:2]}.
PMCPRDATACHK[3:0]	Output	Odd parity of PRDATA[31:0] at 8-bit granularity
PMCPWDATACHK[3:0]	Input	Odd parity of PWDATA[31:0] at 8-bit granularity
PMCPCTRLCHK	Input	Odd parity of {PPROT[2:0], PWRITE}
PMCPSTRBCHK	Input	Odd parity of PSTRB[3:0]
PMCPSLVERRCHK	Output	Odd parity of PSLVERR

### C.32 Test interface signals

The following tables show the *Design for Test* and production *Memory Built-In Self-Test* (MBIST) interface signals.

#### Table C-42: DFT signals

Signal name	Direction	Description
DFTCGEN	Input	Enables architectural clock gate override.
DFTRSTDISABLE[1:0]	Input	Disables synchronized multi-layer logic resets during scan shift.
		DFTRSTDISABLE[0]: Disables the first level reset logic.
		DFTRSTDISABLE[1]: Disables the second level reset logic.
DFTRAMHOLD	Input	Disable writes to the RAMs during scan shift.
nMBISTRESET	Input	Production MBIST reset.

#### Table C-43: Production MBIST interface signals

Signal name	Direction	Description
MBISTREQ	Input	Production MBIST mode request.  O Normal operation Production MBIST mode

## C.33 DCLS operation signals

The following table shows the signals that the processor uses when configured with *Dual-Core Lock-Step* (DCLS) operation.

#### Table C-44: DCLS operation signals

Signal name	Direction	Description
CLKINDCLS	Input	Primary clock for the redundant processor logic. This signal must be synchronous to CLKIN.
IWICCLKDCLS	Input	Clock for the redundant IWIC logic. This clock must be synchronous to IWICCLK
nPORESETDCLS	Input	Cold reset for the redundant processor logic. This signal must be asserted and deasserted together with nPORESET. If CLKIN is active when nPORESETDCLS is asserted or deasserted, then the signal must be constrained such that nPORESETDLCS is stable on the rising edge of the clock.
nSYSRESETDCLS	Input	Warm reset for the redundant processor logic. This signal must be asserted and deasserted together with nSYSRESET. If CLKIN is active when nSYSRESETDCLS is asserted or deasserted, then the signal must be constrained such that nSYSRESETDLCS is stable on the rising edge of the clock
nIWICRESETDCLS	Input	Cold reset for the redundant IWIC logic. This signal must be asserted and deasserted together with nIWICRESET. If IWICCLK is active when nIWICRESETDCLS is asserted or deasserted, then the signal must be constrained such that nIWICRESETDLCS is stable on the rising edge of the clock

Signal name	Direction	Description
DCLSCORECTL[11:0]	Input	Core DCLS feature control. For more information on bit assignments, see C.33.1 Control and reporting on page 396.
DCLSIWICCTL[5:0]	Input	IWIC DCLS feature control. For more information on bit assignments, see C.33.1 Control and reporting on page 396.
DCLSCORECOMPRES[11:0]	Output	Core DCLS comparator results. For more information on bit assignments, see C.33.1 Control and reporting on page 396.
DCLSIWICCOMPRES[5:0]	Output	IWIC DCLS comparator results. For more information on bit assignments, see C.33.1 Control and reporting on page 396.

### C.33.1 Control and reporting

DCLS operation is controlled using the DCLSCORECTL and DCLSIWICCTL input signals, while reporting comparator matches and other errors are handled through the DCLSCORECOMPRES and DCLSIWICCOMPRES output signals.

These signals are divided into twelve fields. Each field is 2 bits wide. The first seven fields refer to defined areas of processor activity. The remaining five fields are optionally available for implementing additional checks.

For each area, the two DCLSCORECTL and DCLSIWICECTL input bits control comparator use. The two DCLSCORECOMPRES and DCLSIWICCOMPRES bits report the primary and secondary comparator results for that area.

The core and RAM signals have the following fields:

Table C-45: Core and RAM fields

Field name	Description	Notes
IA_ACTV	Inadvertent Activation Zone Activity	These bits control and report activity in areas of the design which are not protected by duplicate logic but which directly affect the safety-critical logic in the design.  Some logic can come from areas of the Cortex®-M55-based system that are not protected by the <i>Dual-Core Lock-Step</i> (DCLS) functionality. This logic is not intended to be used in safety critical applications, however, if this logic can cause a change in the behavior of safety critical application-protected logic, then it must be indicated as being active to the system on the DCLSCOMPRES and DCLSIWICCOMPRES output signals.  This is a requirement because the input might be tied to a particular value as a result of expected behavior or it could be tied to a particular value as a result of a fault in the logic that is not not protected by the DCLS functionality, and Cortex®-M55 cannot distinguish between these cases. The system must be aware of the possibility that the fault might have been propogated without being identified.
IA_ON	Inadvertent Activation Zone Enabled	These bits control and report that non- safety protected logic, that is, logic that is not duplicated, is active (but not necessarily directly affecting the safety critical logic in the design).
IWIC	IWIC zone	These bits provide control and reporting of safety functionality for the duplicated IWIC logic.
Core	Processor core	These bits provide control and reporting of safety functionality for the duplicated processor logic that is located in the PDCORE domain.
RAM	Processor embedded RAM zone	These bits provide control and reporting of safety functionality for the RAM interfaces
Core Reset	Reset functionality	These bits provide control and reporting of safety functionality for the reset signals into the processor. A primary and redundant reset is required from the system.
Core Clock	Clocking	These bits provide control and reporting of safety functionality for the clock signals into the processor. A primary and redundant clock is required from the system.

The IWIC signals have the following fields:

#### Table C-46: IWIC fields

Field name	Description
IWIC zone	Represents the monitors for the IWIC.
	Monitors the reset signal into the IWIC. It requires a second independent IWIC reset to be supplied to the design.
	Monitors the clock signal into the core. It requires a second independent IWIC clock to be supplied to the processor.

The following table shows the bit assignments for the DCLSCORECTL signal.

In the following table:

EN

Enable the comparators to check for specified behavior. This overrides FRC.

**FRC** 

Force the comparator outputs to 1.

## Table C-47: DCLSCORECTL signal

Bits	Field name	Control bits
[11]	IA_ACTV	FRC
[10]		EN
[9]	IA_ON	FRC
[8]		EN
[7]	Core	FRC
[6]		EN
[5]	RAM	FRC
[4]		EN
[3]	Core Reset	FRC
[2]		EN
[1]	Core Clock	FRC
[0]		EN

The following table shows the bit assignments for the DCLSIWICCTL signal.

In the following table:

ΕN

Enable the comparators to check for specified behavior. This overrides FRC.

**FRC** 

Force the comparator outputs to 1.

#### Table C-48: DCLSIWICCTL signal

Bits	Field name	Control bits
[5]	IWIC Zone	FRC

Bits	Field name	Control bits
[4]		EN
[3]	IWIC Reset	FRC
[2]		EN
[1]	IWIC Clock	FRC
[O]		EN

The following table shows the bit assignments for the DCLSCORECOMPRES signal.

In the following table:

#### **PRIM**

Primary logic comparator has detected a difference between the primary logic and the secondary logic output.

#### SEC

Secondary logic comparator has detected a difference between the primary logic and the secondary logic output.

## Table C-49: DCLSCORECOMPRES signals

Bits	Field name	Results
[11]	IA_ACTV	SEC
[10]		PRIM
[9]	IA_ON	SEC
[8]		PRIM
[7]	Core	SEC
[6]		PRIM
[5]	RAM	SEC
[4]		PRIM
[3]	Reset	SEC
[2]		PRIM
[1]	Clock	SEC
[O]		PRIM

The following table shows the bit assignments for the DCLSIWICCOMPRES signal.

In the following table:

#### **PRIM**

Primary logic comparator has detected a difference between the primary logic and the secondary logic output.

#### **SEC**

Secondary logic comparator has detected a difference between the primary logic and the secondary logic output.

# Table C-50: DCLSIWICCOMPRES signals

Bits	Field name	Results
[5]	IWIC	SEC
[4]		PRIM
[3]	Reset	SEC
[2]		PRIM
[1]	Clock	SEC
[0]		PRIM

# Appendix D UNPREDICTABLE Behaviors

This appendix summarizes the behavior of the Cortex®-M55 processor in cases where the Arm®v8.1-M architecture is **UNPREDICTABLE**.

# D.1 Use of instructions defined in architecture variants

An instruction that is provided by one or more of the architecture extensions is either **UNPREDICTABLE** or **UNDEFINED** in an implementation that does not include those extensions.

In the Cortex®-M55 processor, all instructions that are not explicitly supported generate an UNDEFINSTR UsageFault exception.

# D.2 Use of Program Counter - R15 encoding

R15 is **UNPREDICTABLE** as a source or destination in most data processing operations. R15 is also **UNPREDICTABLE** as a transfer register in certain load/store instructions. Examples of such instructions include LDRT, LDRH, and LDRB.

In the Cortex®-M55 processor, the use of R15 as a named register specifier for any source or destination register that is indicated as **UNPREDICTABLE** generates an UNDEFINSTR UsageFault exception.

# D.3 Use of Stack Pointer - as a general-purpose register R13

R13 is defined in the Thumb instruction set so that its use is primarily as a stack pointer. R13 is normally identified as stack pointer, SP in Thumb instructions.

In 32-bit Thumb instructions, if you use SP as a general-purpose register beyond the architecturally defined constraints, the results are **UNPREDICTABLE**.

In the Cortex®-M55 processor, the use of R13 as a named register specifier for any source or destination register that is indicated as **UNPREDICTABLE** generates an UNDEFINSTR UsageFault exception.

In the architecture where the use of R13 as a general-purpose register is defined, bits[1:0] of the register must be treated as SBZP. Writing a nonzero value to bits [1:0] results in **UNPREDICTABLE** behavior. In the Cortex®-M55 processor, bits [1:0] of R13 are always RAZ/WI.

# D.4 Register list in load and store multiple instructions

Load and Store Multiple instructions (LDM, STM, PUSH, POP, VLDM, and VSTM) transfer multiple registers to and from consecutive memory locations using an address from a base register, which can be optionally written back when the operation is complete.

The registers are selected from a list encoded in the instruction. Some of these encodings are **UNPREDICTABLE**.

In the Cortex®-M55 processor:

- If the number of registers loaded is zero, then the instruction is a *No Operation* (NOP). If the number of registers loaded is one, the single register is loaded.
- If R13 is specified in the list, an **UNDEFINED** exception occurs.
- For a Load Multiple, if PC is specified in the list and the instruction is in an IT block and is not the final instruction, a fault is not generated. The branch is taken and the IT state is cleared.
- For a Store Multiple instruction, if PC is specified in the list, an **UNDEFINED** exception occurs.
- For a Load Multiple instruction, if base writeback is specified and the register to be written back is also in the list to be loaded, the instruction performs all the loads in the specified addressing mode and the register being written back takes the loaded value.
- For a Store Multiple instruction, if base writeback is specified and the register to be written back is also the first register in the list to be stored, the value stored is the initial base register value. The base register is written back with the expected updated value. If the register to be written back is not the first register in the list, then it takes the updated value.
- For a floating-point Load or Store Multiple instruction, VLDM, VSTM, VPUSH, and VPOP, if the register list extends beyond S63 or D31, then the Cortex®-M55 processor ignores all registers that are greater than S31 or D15. If it has base writeback, then the base register becomes **UNKNOWN**.

# D.5 Exception-continuable instructions

To improve interrupt response and increase processing throughput, the processor can take an interrupt during the execution of a Load Multiple or Store Multiple instruction, and continue execution of the instruction after returning from the interrupt. During the interrupt processing, the EPSR.ICI bit holds the continuation state of the Load Multiple or Store Multiple instruction.

In the Cortex®-M55 processor, if an exception-continuable instruction is interrupted, then modification of the EPSR.ICI bits by either the software or a debugger might generate an INVSTATE UsageFault exception when re-execution of the interrupted instruction is attempted.

This includes the architecturally **UNPREDICTABLE** cases of:

- Not a register in the register list of the Load Multiple or Store Multiple instruction.
- The first register in the register list of the Load Multiple or Store Multiple instruction.

The Cortex®-M55 processor also generates an INVSTATE UsageFault exception if the ICI bits are set to any non-zero value for an integer Load Multiple instruction with the base register in the register list, and ICI set to a greater register number than the base register. This is because these instructions are not eligible for continuation.

# D.6 Stack limit checking

The Arm®v8.1-M architecture defines the instructions which are subject to stack limit checking when operating on SP.

It states that it is **UNKNOWN** whether a stack limit check is performed on any use of the SP that was **UNPREDICTABLE** in Arm®v7-M and Arm®v6-M. In the Cortex®-M55 processor, these **UNPREDICTABLE** cases are when R13 is used as a general-purpose register in instructions. In these circumstances, the processor generates an UNDEFINSTR UsageFault exception.

# D.7 UNPREDICTABLE instructions within an IT block

Instructions executed in an IT block which change the PC are architecturally **UNPREDICTABLE** unless they are the last instruction in the block.

In the Cortex®-M55 processor:

- Conditional branch instructions (Bcond label) always generate an UNCONDITIONAL UNDEFINSTR UsageFault exception.
- Unconditional branch instructions (B label) which are not the last instructions in the IT block execute normally.
- Branch with link instructions (BL label) which are not the last instructions in the IT block execute normally.
- BLX PC is always **UNPREDICTABLE** and generates an UNDEFINSTR UsageFault exception.
- Branch and exchange instructions (BX Rm) which are not the last instructions in the IT block execute normally.
- Compare and Branch instruction, CBNZ and CBZ always generate an UNCONDITIONAL UNDEFINSTR UsageFault exception.
- Table branch instructions (TBB and TBH) which are not the last instructions in the IT block execute normally.
- An IT instruction inside another IT block always generates an UNCONDITIONAL UNDEFINSTR UsageFault exception.
- If the Floating-point Extension is included and one of the following instructions is executed in an IT block, the instruction generates an unconditional UNCONDITIONAL UNDEFINSTR UsageFault exception:
  - ° VCVTA
  - ° VCVTN

- ° VCVTP
- ° VCVTM
- ° VMAXNM
- o VMINNM
- ° VRINTA
- ° VRINTN
- ° VRINTP
- ° VRINTM
- ° VSEL
- CPS instructions always generate an UNCONDITIONAL UNDEFINSTR UsageFault exception.
- cx1, cx2, and cx3 are **UNPREDICTABLE** in IT blocks and are always unconditionally UNDEFINED.
- vcx1, vcx2, vcx3, vcx1a, vcx2a, and vcx3a are always **UNPREDICTABLE** in IT blocks and always unconditionally UNDEFINED.

# D.8 Memory access and address space

In the Arm®v8.1-M architecture, there are memory accesses that result in **UNPREDICTABLE** behavior in the Cortex®-M55 processor.

The following table shows the memory accesses that are **UNPREDICTABLE** and the Cortex®-M55 processor behavior.

Table D-1: Memory accesses and Cortex®-M55 processor behavior

Memory access	Cortex®-M55 processor behavior
Any access to memory from a load or store instruction or an instruction fetch, which overflows the 32-bit address space.	These kinds of accesses wrap around to addresses at the start of memory.
For any access X, the bytes accessed by X must all have the same memory type attribute, otherwise the behavior of the access is <b>UNPREDICTABLE</b> . That is, an unaligned access that spans a boundary between different memory types is <b>UNPREDICTABLE</b> .	In the Cortex®-M55 processor, each part of an access to a different 32-byte aligned region is dealt with independently. If an MPU is included in the processor, each access to a different 32-byte region makes a new MPU lookup. If an MPU is not included, then the behavior of the associated background region is taken into account.
For any two memory accesses X and Y that are generated by the same instruction, the bytes accessed by X and Y must all have the same memory type attribute. Otherwise, the results are UNPREDICTABLE. For example, an LDC, LDM, LDRD, STC, STM, STRD, VSTM, VLDM, VPUSH, VPOP, VLDR, or VSTR that spans a boundary between Normal and Device memory is UNPREDICTABLE.	In the Cortex®-M55 processor, each part of access to a different 32-byte aligned region is dealt with independently. If an MPU is included in the processor, each access to a different 32-byte aligned region makes a new MPU lookup. If an MPU is not included, then the behavior of the associated background region is taken into account.
Any instruction fetch must only access Normal memory. If it accesses Device memory, the result is <b>UNPREDICTABLE</b> . For example, instruction fetches must not be performed to an area of memory that contains read-sensitive devices because there is no ordering requirement between instruction fetches and explicit accesses.	In the Cortex®-M55 processor, fetches to Device memory are sent out to the system, indicated on the M-AXI interface as Device, unless the memory region is marked with the <i>Execute Never</i> (XN) memory attribute.

Memory access	Cortex®-M55 processor behavior
If the Security Extension is implemented, the behavior of sequential instruction fetches that cross from Non-secure to Secure memory and fulfill the secure entry criteria specified in the architecture, including the presence of a <i>Secure Gateway</i> ( SG) instruction at the boundary of the secure memory area, is CONSTRAINED UNPREDICTABLE.	In the Cortex®-M55 processor, this results in a fault (INVEP).

# D.9 MPU programming

The Arm *Protected Memory System Architecture* (PMSA) includes many **UNPREDICTABLE** cases when programming the MPU when it is included in an implementation.

In the Cortex®-M55 processor:

- Setting MPU\_CTRL.ENABLE to 0 and MPU\_CTRL.HFNMIEA to 1 is **UNPREDICTABLE**. This results in all memory accesses using the default memory map including those from Exception Handlers with a priority less than one.
- If MPU\_RNR is written with a region number greater than the number of regions defined in the MPU, then the value used is masked by one less than the number of regions defined. For example:
  - The number of regions defined is given as num\_regions. The value written to MPU\_RNR is given as v.
  - num regions=8 and v=9.
  - The effective region used is given as 9 & (8-1); region 1.

The number of regions available can be read from MPU TYPE.DREGION.

- Setting MPU\_RBAR.SH to 1 is UNPREDICTABLE. This encoding is treated as Non-shareable.
- The Attribute fields (MPU\_ATTR) of the MPU\_MAIRO and MPU\_MAIR1 registers include some encodings which are **UNPREDICTABLE**.
  - If MPU\_ATTR[7:4]!=0 and MPU\_ATTR[3:0]==0 is **UNPREDICTABLE**, the attributes are treated as Normal memory, Outer non-cacheable, Inner non-cacheable.
  - If MPU\_ATTR[7:4]==0 and MPU\_ATTR[1:0]!=0 is **UNPREDICTABLE**, the attributes are treated as Device-nGnRE.
- The external AMBA® 5 AHB interface signals cannot distinguish between some of the memory attribute encodings defined by the PMSA:
  - Normal transient memory is treated the same as Normal non-transient memory.
  - Device memory with Gathering or Reordering attributes (G, R) are always treated as non-Gathering and non-Reordering. Early Write Acknowledgment attributes (E, nE) are supported on the Cortex®-M55 AHB5 interfaces.

# D.10 Miscellaneous UNPREDICTABLE instruction behavior

This section documents the behavior of the Cortex®-M55 processor in a number of miscellaneous **UNPREDICTABLE** instruction scenarios:

- Load instructions that specify writeback of the base register are **UNPREDICTABLE** if the base register to be written back matches the register to be loaded (Rn==Rt). In the Cortex®-M55 processor, the base register is updated to the loaded value. These cases generate an **UNDEFINSTR** UsageFault exception.
- Store instructions that specify writeback of the base register are **UNPREDICTABLE** if the base register to be written back matches the register to be stored (Rn==Rt). In the Cortex®-M55 processor, the value stored is the initial base register value. The base register is then written back with the expected updated value. These cases generate an **UNDEFINSTR** UsageFault exception.
- Multiply and Multiply accumulate instructions that write a 64-bit result using two registers, SMULL, SMLALB, SMLALBT, SMLALTT, SMLALD, SMLALDX, SMLSLD, SMLSLDX, UMULL, and UMAAL are **UNPREDICTABLE** if the two registers are the same (RdHi==RdLo). In the Cortex®-M55 processor, these cases generate an **UNDEFINSTR** UsageFault exception.
- Floating-point instructions that transfer between two registers and either two single-precision registers or one double-precision register, vMoV Rt, Rt2, Dm and VMOV Rt, Rt2, Sm, Sm1 are UNPREDICTABLE if the two registers are the same (Rt==Rt2). In the Cortex®-M55 processor, these cases generate an UNDEFINSTR UsageFault exception.

# Appendix E Revisions

This appendix describes the technical changes between released issues of this book.

# **E.1** Revisions

The following tables show any significant technical changes between released issues of this book.

#### Table E-1: Issue 0000-02

Change	Location
First Beta release for r0p0	-

## Table E-2: Differences between issue 0000-02 and 0000-04

Change	Location
First limited access release for rOpO	-
Document structure has changed.	Entire document
Extension Processing Unit chapter renamed to Floating-point and MVE support	15. Floating-point and MVE support on page 246
Memory Authentication Unit chapter renamed to Memory Authentication	3.1.3.1 Memory Authentication Unit on page 34
Performance Monitoring Unit chapter renamed to Performance Monitoring Unit Extension	17. Performance Monitoring Unit Extension on page 265
MAU block diagram added	3.1.3 Memory components on page 34
Security section added	3.3 Security on page 40
Functional safety and reliability section added	3.4 Functional safety and reliability on page 41
Power intent section added	3.5 Power intent on page 41
System Control chapter renamed to System registers	5. System registers on page 53
Implementation control register summary added	5.8 Implementation control register summary on page 70
ACTLR bit 0 has changed.	5.9 ACTLR, Auxiliary Control
ACTLR bit 2 has changed.	Register on page 71
ACTLR bit 11 has changed.	
ACTLR bit 18 has changed.	
More information added in CPDLPSTATE register bits	5.17.1 CPDLPSTATE, Core Power Domain Low Power State Register on page 96
Placement of RAS register descriptions changed in document	11.6 RAS Extension registers on page 226
Placement of EWIC interrupt status access registers changed in document	5.22 EWIC interrupt status access registers on page 111
Initialization chapter added	6. Initialization on page 119

Change	Location
Power mode definition table updated	7.4 Core P-Channel and power mode selection on page 132
<ul> <li>Distinction drawn between power mode and operating mode in power management chapter</li> <li>Chapter sections restructured and more information added</li> </ul>	7. Power management on page 126
PPB memory region accesses table updated	8.3 Private Peripheral Bus on page 145
Unaligned accesses information updated to distinguish clearly between non-MVE and MVE loads and stores	8.4 Unaligned accesses on page 147
SFSR and SFAR registers added to SAU register summary table	9.2.1 SAU register summary on page 152
Security attribution signals section updated	9.6 Security attribution signals on page 156
Memory system behavior section updated	10.3 Memory system behavior on page 170
Restrictions on AXI transfers section updated	10.4.6.1 Restrictions on AXI transfers on page 181
Note describing types of burst transactions added	<ul> <li>10.4.2.1 Area optimized configuration M-AXI attributes and transactions on page 177</li> <li>10.6.2 S-AHB transfers on page 188</li> </ul>
S-AHB availability and low power states section added	10.6.4 S-AHB availability and low power states on page 190
TCM interface protocol and Using TCM wait states section removed from TRM and retained only in the IIM. The IIM is a confidential document available only to licensees and Arm partners with an NDA agreement.	Arm® Cortex®-M55 Processor Integration and Implementation Manual
Accessing the caches section added	10.9.6 Accessing the caches on page 203
System cache support section updated	10.9.7 System cache support on page 204
DCAICRR data format for instruction cache tag RAM reads table updated	5.12 Direct cache access registers on page 78
Error processing in the L1 data and instruction cache section updated	11.2.3.1 Error processing in the L1 data and instruction cache on page 216
PMU events table updated	17.2 PMU events on page 266
M-AXI read access poisoning section removed from TRM and retained only in the IIM. The IIM is a confidential document available only to licensees and Arm partners with an NDA agreement.	Arm® Cortex®-M55 Processor Integration and Implementation Manual
Cortex®-M55 processor ROM table components table updated	16.1.3 Processor ROM table identification and entries on page 253
DWT debug access control section updated	19.2 DWT debug access control on page 280

Change	Location
TPIU register descriptions added	B.2.14 CLAIMSET, Claim Tag     Set Register on page 348
	B.2.15 CLAIMCLR, Claim Tag     Clear Register on page 349
	B.2.16 TPIU_DEVID, Device Configuration Register on page 350
	B.2.17 TPIU_DEVTYPE, Device Type Identifier Register on page 352
	B.2.18 TPIU_PIDR4, Peripheral Identification Register 4 on page 352
	B.2.19 TPIU_PIDR5, Peripheral Identification Register 5 on page 353
	B.2.20 TPIU_PIDR6, Peripheral Identification Register 6 on page 354
	B.2.21 TPIU_PIDR7, Peripheral Identification Register 7 on page 355
	B.2.22 TPIU_PIDRO, Peripheral Identification Register 0 on page 355
	B.2.23 TPIU_PIDR1, Peripheral Identification Register 1 on page 356
	B.2.24 TPIU_PIDR2, Peripheral Identification Register 2 on page 357
	B.2.25 TPIU_PIDR3, Peripheral Identification Register 3 on page 358
	B.2.26 TPIU_ CIDRO,     Component Identification     Register 0 on page 359
	B.2.27 TPIU_ CIDR1,     Component Identification     Register 1 on page 359
	B.2.28 TPIU_ CIDR2,     Component Identification     Register 2 on page 360
	B.2.29 TPIU_ CIDR3,     Component Identification     Register 3 on page 361
UNPREDICTABLE instructions within an IT block section updated	D.7 UNPREDICTABLE instructions within an IT block on page 403
Memory access and address space section updated	D.8 Memory access and address space on page 404

	Change	Location
ſ	Power management chapter structure changed. Some changes include:	7. Power management on page 126
	<ul> <li>Permitted power mode and transitions displayed before their descriptions.</li> </ul>	
	Core P-Channel and power mode selection section moved.	
	PDCORE, PDEPU, and PDRAMS low-power and powerdown requirements information	
ĺ	External coprocessors chapter structure changed	13. External coprocessors on page 239

# Table E-3: Differences between issue 0000-04 and 0001-05

Change	Location
First early access release for rOp1	-
Block diagram updated to include power domains	3.1 Cortex-M55 processor components on page 30
Exclusive monitor section content updated to include information about exclusive read accesses	4.3 Exclusive monitor on page 48
	5.1 System control register summary on page 53
CPUID register reset value updated	• 5.2 Identification register summary on page 57
	5.4 CPUID, CPUID Base Register on page 63
DCADCRR.STATUS bit encoding information added	5.12.2 DCAICRR and DCADCRR, Direct Cache Access Read Registers on page 81
MSCR bit 17 defined	5.14 MSCR, Memory System Control Register on page 90
Initializing the EPU section updated	6.3 Initializing the EPU on page 120
Programming the SAU section updated	6.4 Programming the SAU on page 120
Initializing the instruction and data cache section updated	6.5 Initializing the instruction and data cache on page 121
Enabling and preloading the TCM section updated	6.7 Enabling and preloading the TCM on page 123
Enabling the P-AHB interface section updated	6.9 Enabling the P-AHB interface on page 125
Operating mode transitions which change PDRAMS power state section updated	7.3.1 Operating mode transitions which change PDRAMS power state on page 131
PDCORE low-power requirements section updated	7.6 PDCORE low-power requirements on page 136
PDEPU low-power requirements section updated	7.7 PDEPU low-power requirements on page 137
Unaligned accesses section updated	8.4 Unaligned accesses on page 147
Security check and fault response section updated to include information about debug accesses	9.8.4 Security check and fault response on page 163
Preventing Speculative accesses information updated in Considerations for system design section	10.3.1.1 Considerations for system design on page 172

## Table E-4: Differences between issue 0001-05 and 0002-01

Change	Location
First release for r0p2	-
Stylistic changes made to block diagram. Technical details remain the same	3.1 Cortex-M55 processor components on page 30
More information added about Security to provide more context	3.3 Security on page 40
AFSR register type corrected from RW to RO	5.1 System control register summary on page 53

Change	Location
	5.1 System control register summary on page 53
CPUID reset value updated fro rOp2 version	5.2 Identification register summary on page 57
	5.4 CPUID, CPUID Base Register on page 63
Note added to reset value column for CPDLPSTATE register	5.17 Power mode control registers on page 95
CFGINFOSEL value 0x41 added as a reserved field	5.18.1 CFGINFOSEL, Processor configuration information selection register on page 99
NUMBLKS field description corrected	5.21.2 ITGU_CFG and DTGU_CFG, ITGU and DTGU Configuration Registers on page 108
Initializing the instruction and data cache introductory text modified to be more precise	6.5 Initializing the instruction and data cache on page 121
Minor technical modifications made to Warm reset power mode section	7.9 Warm reset power mode on page 138
Minor modifications in order of listing made to the PPB memory region access table	8.3 Private Peripheral Bus on page 145
Note added to IDAU section	9.4 Implementation Defined Attribution Unit on page 155
Peripheral Interface Unit section added to Memory system features section	10.1 Memory system features on page 165
Note added to ECC memory protection behavior section	11.2 ECC memory protection behavior on page 213
Reserved fields modified in Cortex®-M55 processor ROM table components	16.1.3 Processor ROM table identification and entries on page 253
Subsections about conditions when Unprivileged Debug enabled/ not enabled added	16.2.2 Debugger access memory attributes and data cache access on page 258
Additional information added to description of CFGITCMSZ[3:0] and CFGDTCMSZ[3:0]	C.3 Static configuration signals on page 363
Added Cache initialization signal topic	C.5 Cache initialization signal on page 366

# Table E-5: Differences between issue 0002-01 and issue 0002-02

Change	Location
Second release for r0p2.	-
Access type corrected for AFSR register and usage constraints for	5.1 System control register summary on page 53
clearing bit fields corrected.	5.3 AFSR, Auxiliary Fault Status Register on page 61
Note added on conditions when ECC is enabled.	6.7 Enabling and preloading the TCM on page 123
	11.2.3.2 Error processing in the TCMs on page 218
RAZ condition for ERRDEVID added to note in Reset value column.	5.2 Identification register summary on page 57
TEBRO and TEBR1 POISON bit field description updated.	5.13.3 TEBRO and TEBR1, TCM Error Bank Register 0-1 on page 87
CoreLink PCK-600 information updated.	7.3.1 Operating mode transitions which change PDRAMS power state on page 131
COREPREQ tie-off value corrected.	7.4.1 P-Channel interface tie-off when P-Channel is not used on page 133
Example added for CFGMEMALIAS[4:0] usage.	9.8.1 Memory aliasing and IDAU/SAU configuration on page 159
Read issuing capability value updated, including details on number of data linefills.	10.4.1.1 High performance configuration M-AXI attributes and transactions on page 175
FPDSCR reset value updated	15.3 FPDSCR and FPSCR register reset values on page 248

Change	Location
Information about D-AHB accesses to the EPPB memory region modified	16.2.1 Debug memory access on page 257
Corrected component implementation associated to address 0xE00FF010 in table.	16.1.3 Processor ROM table identification and entries on page 253
TPIU_SSPSR register description updated.	B.2.1 TPIU_SSPSR, Supported Port Size Register on page 338
TPIU_CSPSR register description updated.	B.2.2 TPIU_CSPSR, Current Port Size Register on page 339
AFREADYI and ATREADYI descriptions updated.	C.20 ITM interface signals on page 383
AFREADYE and ATREADYE descriptions updated.	C.21 ETM interface signals on page 383

## Table E-6: Differences between issue 0002-02 and issue 0100-01

Cha	nge	Location
Edit	orial changes	Throughout document
Dros	hust revision undeted for r1x0	2.6 Product revisions on page 29
Product revision updated for r1p0		• 5.4 CPUID, CPUID Base Register on page 63
Infor	rmation about <i>Programmable MBIST Controller</i> (PMC-100) documentation ed	1.1.4 Additional reading on page 20
	Information about <i>Dual Core Lockstep</i> (DCLS) and <i>Custom Datapath Extension</i> (CDE) added	2.1 Cortex-M55 processor overview on page 22
	Technical changes made to the Example processor system diagram to show all interfaces	
Info	rmation about CDE added	2.2 Cortex-M55 features on page 23
Info	rmation about PMC-100 added	2.3 Supported standards and specifications on page 25
New	topic added	3.6 Performance considerations on page 42
	Multiple technical changes to the block diagram, including the addition of CDE, PMC-100, and SBIST.	3.1 Cortex-M55 processor components on page 30
	Functional safety components added, PMC-100 and Software Built-In Self- Test (SBIST)	
•	Information about Arm Custom Instructions (ACIs) and CDE added	
Add	itional information added to store instructions from the STore Buffer (STB):	3.1.3.2 Memory system on page 36
	Access to internal peripheral registers associated with the <i>Private Peripheral Bus</i> (PPB)	
	Access to the instruction or data <i>Tightly Coupled Memory</i> (TCM) through the <i>TCM Control Unit</i> (TCU)	
New	topic added	3.1.6 Testing components on page 38
New	interfaces added for PMC-100 and DCLS	3.2 Interfaces on page 39
	c updated to include DCLS, PMC-100, <i>Software Test Library</i> (STL), and SBIST rmation	3.4 Functional safety and reliability on page 41
New	topic added	3.6 Performance considerations on page 42
	e updated to include instruction and data cache ID, PMU mid set figuration, DCLS, PMC-100, and CDE	3.7 Cortex-M55 implementation options on page 42
Info	rmation about CDE added	4.2 Instruction set summary on page 47
Clari	ification added about the external exclusive monitor in the system	4.3 Exclusive monitor on page 48
	le-precision (S), Double-precision (D), and vector (Q) registers combined in row to clarify the relationship between them. PAC_KEY added.	4.4 Cortex-M55 processor core registers summary on page 48

Change	Location
New topic added	4.6.2 Multicycle instructions on page 52
Updates to the System control register summary table:	5.1 System control register summary on page 53
REVIDR added	
CPUID reset value updated	
CFSR description updated	
ID_AFRO reset value updated	
ID_ISARO reset value explanation updated	
CCSIDR reset value updated	
Updated the Identification register summary table:	5.2 Identification register summary on page 57
CPUID reset value updated	
ID_AFRO reset value updated	
CTR reset value updated	
CCSIDR reset value updated	
REVIDR reset value updated	
New register added	5.5 ID_AFRO, Auxilliary Feature Register 0 on page 64
CTR reset value updated	5.6 Cache identification register summary on page 65
Note about REVIDR[3:0] added	5.7 REVIDR, Revision ID Register on page 69
Added DISLOBR, EVENTBUSEN, and EVENTBUSEN_S bits	5.9 ACTLR, Auxiliary Control Register on page 71
Added the STL registers	5.11 IMPLEMENTATION DEFINED registers summary on page 75
CPWRDN description updated	5.14 MSCR, Memory System Control Register on page 90
Updated bits [8:1]	5.16 PFCR, Prefetcher Control Register on page 94
Added new configuration parameters to the table:	5.18.1 CFGINFOSEL, Processor configuration
• LOCKSTEP	information selection register on page 99
• PMC	
PMCPROGSIZE	
• CDECP	
CDERTLID	
• FLOPPARITY	
IDCACHEID	
Added a Note about CDECP[7:0]	
	• 5.23 STL observation registers on page 114
	5.23.1 STLNVICPENDOR and STLNVICACTVOR, NVIC observation registers on page 115
Added new STL registers	5.23.2 STLIDMPUSR, STLIMPUOR, STLDOMPUOR, and STLD1MPUOR, MPU observation registers on page 116
Information about the DCLS redundant core being in the PDCORE domain added	7.1 Power domains on page 126
Power Policy Unit (PPU) was added to PCK-600 and Step 7 was updated.	7.3.1 Operating mode transitions which change PDRAMS power state on page 131

Change	Location
The final column for COREPACTIVE[8:0] most significant set bit was updated and the row for MEM_RET (No cache) was removed	7.5 COREPACTIVE and required power mode on page 134
DEEPSLEEP changed to SLEEPDEEP and clarification added to bullet about CPDLPSTATE.CLPSTATE	7.6 PDCORE low-power requirements on page 136
Bullets added for requesting PDEPU low-power state	7.7 PDEPU low-power requirements on page 137
Additional information about CPDLPSTATE.RLPSTATE selecting the low-power state added	7.8 PDRAMS powerdown requirements on page 138
The information about asserting nSYSRESET was updated. The requirements for entering WARM_RST were also updated.	7.9 Warm reset power mode on page 138
Additional information about the SAU, IDAU, and SCS provided in the introductory paragraphs	8.3 Private Peripheral Bus on page 145
The table was split into two tables: IPPB and EPPB	
Reserved regions were added to both tables	
PMC-100 and SBIST were added to the EPPB table	
A note was added to the table with the examples	8.4 Unaligned accesses on page 147
PMC-100 information added	8.7 Execute Only Memory on page 150
Processor and TCM address ranges updated in the figure	9.8.1 Memory aliasing and IDAU/SAU configuration on page 159
Clarification added that the MBIST interface also supports on-line MBIST	10.1 Memory system features on page 165
Significant changes made to the section titled: Preventing Speculative accesses	10.3.1.1 Considerations for system design on page 172
MPU violation behavior extended to include SAU and IDAU	
Four new paragraphs added at the end of the topic	10.4.1.2 Data prefetching on page 176
Additional clarification added about accesses to Device memory	10.4.5 Memory system implications for AXI accesses on page 181
New figure and paragraph added for an example of system integration	10.6.2 S-AHB transfers on page 188
Information added on how to configure the processor to support ECC	10.8 TCM interfaces on page 191
Information added on now to configure the processor to support ECC	• 10.8.1 TCM configuration on page 193
DCCIMVAU removed, since it is not a cache maintenance operation	10.9.3 Cache maintenance operations on page 200
Technical changes made to the Operation of internal exclusive access monitor diagram	10.11 Internal local exclusive access monitor on page 208
New On-line MBIST section added	10.13 MBIST on page 210
Additional information provided for address decoder protection	11.2 ECC memory protection behavior on page 213
New paragraph added about spurious ECC errors	11.2.2 Enabling ECC on page 215
The Error prioritization diagram was updated to emphasize the source and type of error	11.2.3 Error detection and processing on page 215
New paragraph added about ECC maintenance	11.2.3.1 Error processing in the L1 data and instruction cache on page 216
New topic added for Flop parity	11.3 Flop parity on page 222
Clarification of the parity checking conditions for M-AXI	11.4 Interface protection behavior on page 223
SAHBWABORT added to the entry for S-AHB	
PMC-100 APB added to the Parity checking conditions table	11.4 Interface protection behavior on page 223
Note added to the NUM [15:0] bit description	11.6.6 ERRDEVID, RAS Error Record Device ID Register on page 234

Change	Location
Additional information added to the description of Valid [31]	11.6.7 RFSR, RAS Fault Status Register on page 235
CDE information added at the end of the topic	13.1 External coprocessors features on page 239
Technical changes made in the final paragraph	13.8 Hazard between load and store instructions followed by coprocessor transactions on page 241
	• 14. Arm Custom Instructions on page 243
New ACI section added	• 14.1 Arm Custom Instructions support on page 243
	14.2 Usage restrictions on page 245
Note added about debugger cannot write to IPSR	16.1 Debug functionality on page 250
PMC-100 added to the CoreSight discovery diagram and to the ROM table components	16.1.1 CoreSight discovery on page 250
Updates made to the ROM table components table:	16.1.3 Processor ROM table identification and entries
ITM reset value	on page 253
New rows for TPIU and PMC-100	
DPIDRO reset value was updated	16.1.4 Debug identification block register summary on page 255
PMC-100 and SBIST controller locations added to the exceptions for non-privileged debug accesses through D-AHB	16.2.1 Debug memory access on page 257
Technical changes made to the Unprivileged Debug is enabled section	16.2.2 Debugger access memory attributes and data cache access on page 258
The Debug and trace registers accessible during processor reset table was updated:	16.2.4 Debug during reset and before code execution commences on page 262
Memory address range updated for most entries	
Additions to the System Control and ID registers	
Addition of the Processor ROM table	
Added DWT_CMPMATCH<4-7> to the PMU events table	17.2 PMU events on page 266
Added multiple new CDE_ events to the PMU events table	
Added EVENTBUS information to the note at the end of the table	
PMU_PIDRO reset value updated	17.3 PMU register summary on page 271
ITM_PIDRO reset value updated	18.2 ITM register summary on page 273
New table added for a configuration with eight comparators	19.3 DWT comparators on page 281

Change	Location
Updates to the DWT register summary table:	19.5 DWT register summary on page 284
DWT_CTRL reset value updated	
DWT_FUNCTION1 reset value updated	
DWT_FUNCTION3 reset value updated	
DWT_PIDRO reset value updated	
DWT_COMP<4-7> added	
DWT_FUNCTION<4-7> added	
DWT_DEVARCH address updated	
DWT_DEVTYPE address updated	
DWT_VMASK1 description updated	
DWT_VMASK3 description updated	
New note added after the table	
Information about comparators 4, 5, 6, and 7 added to the Note	20.1 CTI features on page 287
CTI_PIDR0 reset value updated	20.2 CTI register summary on page 289
FP_PIDRO reset value updated	21.2 BPU register summary on page 319
EWIC_PIDR0 reset value updated	A.2.8 EWIC CoreSight register summary on page 330
The Note was updated	B.2 TPIU register summary on page 336
IMPLEMENTATION DEFINED was added to the title of the register summary table	
TPIU_PIDRO reset value updated	
AFVALID2S changed to AFREADY2S in the function column for Bit [1]	B.2.12 ITATBCTRO, Integration Test ATB Control 0 Register on page 347
CLKINDCLS, IWICCLKDCLS, and IWICCLK added	C.1 Clock and clock enable signals on page 362
DCLS information added to nPORESET and NSYSRESET	C.2 Reset signals on page 362
nIWICRESET and nMBISTRESET added	
CFGNOCDECP[7:0] added	C.3 Static configuration signals on page 363
Clarification to the Note about ITCMWR and ITCMBYTEWR was added	C.7 Instruction Tightly Coupled Memory interface signals on page 367
Information about vector fetch added to ARID[2:0] description	C.9 M-AXI interface signals on page 370
AWAKEUPCHK added	C.9.1 M-AXI interface protection signals on page 373
SAHBWABORTCHK added	C.10.1 S-AHB interface protection signals on page 375
New ACI topic added	C.15 Arm Custom Instructions signals on page 379
Description updated:	C.25 WIC interface signals on page 385
WICCONTROL[3:0]	
• nIWICRESET	
IWICSENSE[482:0]	
DBE[4:0] removed	C.26 Event signals on page 387
EVENTBUS width updated to [223:0]	
REVIDRNUM[3:0] added	C.28 Miscellaneous signals on page 388
DBE[5:0] and DFE[2:0] added	C.29 Error interface signals on page 391
New PMC-100 topic added	C.31 PMC-100 interface signals on page 393

Change	Location
Description updated for DFTRSTDISABLE[1:0]	C.32 Test interface signals on page 395
Reserved signals changed to new DCLS signals	C.33 DCLS operation signals on page 395
	C.33.1 Control and reporting on page 396
CXn and VCXn information added at the end of the topic	D.7 UNPREDICTABLE instructions within an IT block on page 403
UsageFault information added to the first two bullets	D.10 Miscellaneous UNPREDICTABLE instruction behavior on page 405

## Table E-7: Differences between issue 0100-01 and 0101-01 issue

Change	Location
Editorial changes	Throughout document
Product revision updated for r1p1	2.6 Product revisions on page 29
Updated parity checking conditions	11.4 Interface protection behavior on page 223
Updated reset values for:	16.1.3 Processor ROM table identification and entries on
Instrumentation Trace Macrocell (ITM)	page 253
Trace Port Interface Unit (TPIU)	
Component ID registers	
Added TPIU implementation references	B.1 TPIU features on page 334
Updated:	C.15 Arm Custom Instructions signals on page 379
ACI signal description overview	
EPCDE module	
Updated the ECC type terminology for single-bit error.	11.2.1 ECC schemes and error type terminology on page 214
Updated PMU reset value for PMU_AUTHSTATUS register	17.3 PMU register summary on page 271
Added additional notes to describe the PDEPU low-power requirements	7.7 PDEPU low-power requirements on page 137
Updated descriptions for performance considerations	3.6 Performance considerations on page 42
Updated the signal description for CFGNOCDECP[7:0]	C.3 Static configuration signals on page 363
Updated the PSCount counter function description	B.2.4 TPIU_PSCR, Periodic Synchronization Counter Register on page 340
Updated the PDRAMS powerdown requirement	7.8 PDRAMS powerdown requirements on page 138
Added a new identification register, ERRIIDR	Table 5-2: Identification register summary on page 57
Added a new MSCR bit, TECCCHKDIS	5.14 MSCR, Memory System Control Register on page 90
Updated the ACI support modules description for CDE and EPCDE	14.1 Arm Custom Instructions support on page 243
Updated the ACI chapter for better readability. Removed the redundant section, Operation	14. Arm Custom Instructions on page 243

# Table E-8: Differences between issue 0101-01 and 0101-02 issue

Change	Location
Updated for progressive terminology	Throughout document
Updated the register description	4.5 Architectural registers on page 50
Updated the register description for SP	4.4 Cortex-M55 processor core registers summary on page 48

Change	Location
Changed the Input signal description from 'define' to 'initialize'	4.6.1 Exception handling and prioritization on page 51
Removed the note on single load	4.6.2 Multicycle instructions on page 52
Fixed the typo in the register names for ID_MMFR*	Table 5-1: System control register summary on page 53
Updated the default configuration value of CLIDR register	5.6.1 CLIDR, Cache Level ID Register on page 66
Changed the value maximum supported for external inputs	5.10 ICTR, Interrupt Controller Type Register on page 74
Updated the register clear value for DCCLEAN	Table 5-27: MSCR bit assignments on page 91
Updated the register description	5.17 Power mode control registers on page 95
Removed the note on COREPSTATE[4]	Table 7-7: COREPSTATE and COREPACTIVE bits encodings on page 135
Added a statement on CTI	7.6 PDCORE low-power requirements on page 136
Added a section	9.5 Memory regions not controlled by SAU and IDAU on page 156
Added a new statement on AXI transactions	10.4.1.1 High performance configuration M-AXI attributes and transactions on page 175
Changed the prefetch granule boundary to 8KB	10.4.1.2 Data prefetching on page 176
Updated the AXI transaction statement for non-cacheable memory	10.4.2.1 Area optimized configuration M-AXI attributes and transactions on page 177
Updated the register bit description for cache access	10.9.6 Accessing the caches on page 203
Updated the description for ERRSTATUSO	11.6.2 ERRSTATUSO, RAS Error Record Primary Status Register on page 228
Updated the description for EPPB	16.2.2 Debugger access memory attributes and data cache access on page 258
Updated the description for INTACK	20.4 CTI_INTACK, CTI Interrupt Acknowledge Register on page 291
Updated the register description	Table 20-21: CTI_ITCHIN bit assignments on page 304
Updated the signal range for CFGITCMSZ[3:0]	C.3 Static configuration signals on page 363
Moved the INITECCEN signal entry internally	
Updated the signal description for TCMWAIT	C.7 Instruction Tightly Coupled Memory interface signals on page 367