Temporal Refinement Using SMT and Model Checking with an Application to Physical-Layer Protocols

Lee Pike (Presenting), Galois, Inc. leepike@galois.com

Geoffrey M. Brown, Indiana University geobrown@cs.indiana.edu


May 31, 2007

Problem: Verify a Parameterized UART Design



Universal asynchronous receiver-transmitters (UARTS) are hardware devices that allow two independently-clocked units to reliably communicate serial data. They implement a real-time protocol (e.g., 8N1). UARTS can be found in both systems like

- Microcontrollers in, e.g., microwaves ovens.
- ROBUS nodes in NASA's SPIDER fly-by-wire bus.




Problem: Verify a Parameterized UART Design

"Reliably transmitting" serial data requires real-time constraints to be met that relate the

- relative drift rates of the sender's and receiver's clocks.
- clock jitter and other adverse affects on the relative clock rates,
- signal stabilization (reliable sampling) and signal settling (unreliable sampling) time on the wire.

Unreliable Sampling

∢ Return



Problem: Verify a Parameterized UART Design

Desiderata:

- A parameterized proof over a range of clock frequencies, error rates, etc.
- An automated proof (comparisons with PVS and ACL2 follow).
- A compositional proof (composing a real-time protocol specification with a synchronous hardware specification).

Some Approaches for Real-Time Verification

Finite-state model checking (e.g., using BDDs)

- Is great for verifying abstract asynchronous-interleaving models of real-time protocols and synchronous hardware.
- An error in the spec means an error in the real-time implementation.

But correctness of the spec doesn't guarantee correctness of the implementation...

Some Approaches for Real-Time Verification

Goal: show that real-time constraints ensure the protocol behaves correctly. Some approaches:

- You can try real-time model-checking (e.g., Uppaal).
- You can try mechanical theorem-proving (e.g., PVS, ACL2).
- You can try infinite-state bounded model-checking inf-bmc MC (i.e., SMT + some algorithm for checking LTL safety properties, like k-induction).

Let's look at these three choices in turn...

By the way, the 8N1 protocol is just representative: another physical layer protocol is the Biphase Mark protocol (BMP) used in CD player decoders and ethernet, for example.

You can try real-time model-checker

- Automation: Fully-automatic (inf-bmc MC requires manually-stated invariants).
- Compositionality: Real-time model checkers aren't particularly good for specifying and verifying synchronous hardware.
- Parameterization: Although partially-parameterized BMP verifications exist using real-time model-checkers (Uppaal and HyTech), no fully-parameterized verification exists.
- Ultimately, SMT + MC is ultimately more powerful you can verify a broad range of theories (e.g., lists + linear real arithmetic + fixed-width bitvectors + ...).

You can try mechanical theorem-proving

Automation: Compared to our verification of BMP in SAL (TACAS, 2006):

- One PVS effort required 37 invariants and 4000 individual proof directives (before "optimizing" the proofs).
- Ours required five invariants, each of which is proved automatically by SAL.
- In the other PVS effort, it takes 5 hours for PVS to *check* the manually-generated proof scripts.
- Ours requires just a few minutes to generate the proofs.
- J. Moore reports the BMP verification as one of his "best ideas" in his career.¹
- Our initial effort in SAL took a couple days.
 ...And we found a significant bug in a UART application note.

¹http://www.cs.utexas.edu/users/moore/best-ideas/

Or, you can use SMT + MC

Inf-bmc MC may satisfy our desiderata of parameterized and automated proofs, but so far, not compositionality:

An invariant constructed for inf-bmc MC must apply to both the synchronous hardware and real-time constraints.

So how do we get the best of both worlds: automated, compositional proofs that apply to a high-fidelity real-time model?

Answer: Automated temporal refinement proofs.

Approach Overview

Specification	Implementation
Finite-state model	• Infinite-state model (time is modeled by \mathbb{R})
Nondeterministic interleaving asynchronous semantics	Linear real-time constraints
 Safety properties proved by BDD model checking 	• Safety property inherited from the specification
Compositional with other finite-state specifications	Refinement proof, for real-time portion by infinite-state bounded model checking

Outline for the rest of the talk


- Basic physical layer protocol model
- 2 Refinement

Some things I will not discuss (but are in the paper, specs online, and slides appendix):

- Composition of synchronous HW specs with the protocol model.
- How to easily generate invariants using inf-bmc model-checking:
 - *k*-induction
 - ② Disjunctive invariants

Generic Architecture for Physical-Layer Protocol Models

General model (for both the finite-state specification and infinite-state refinement):



tx : MODULE = tclock | | tenv | | tenc:

SAL Composition

Finite-state model:

```
rx : MODULE = rclock || rdec;
system : MODULE = tx [] rx;
Infinite-state model:
tx_rt : MODULE = tclock_rt || tenv || tenc;
rx_rt : MODULE = rclock_rt || rdec_rt;
system_rt : MODULE = (tx_rt [] rx_rt) || constraint;
```

In the talk, we'll focus on the clocks, where the principle refinement is, and skip the other modules (check out the paper, though!).

Refinement Approach

We demonstrate an Abadi-Lamport refinement mapping:²

 ${f I}$ implements ${f S}$ if every externally visible behavior of ${f I}$ is also allowed by ${f S}$. We prove that if ${f I}$ allows the behavior

$$\langle\langle(e_0,z_0),(e_1,z_1),(e_2,z_2),\ldots\rangle\rangle$$

where each e_i is an externally-visible state, and where each z_i is an internal state, then there exist internal states y_i such that **S** allows

$$\langle \langle (e_0, y_0), (e_1, y_1), (e_2, y_2), ... \rangle \rangle$$

²The existence of refinement mappings, *Theor. Comp. Sci.*, 82(2), 1991.

Refinement in SAL: Guard Weakening

Refinement mappings can be difficult to discover. For our models, they usually reduce to guard weakening in SAL:

Let
$$\mathbf{I} = G_0 \rightarrow S_0[] \dots []G_N \rightarrow S_N$$

Let
$$\mathbf{S} = G_0' \rightarrow S_0[] \dots []G_N' \rightarrow S_N$$

Theorems of the form $G_i \Rightarrow G'_i$ are the *refinement conditions*.

Refining the Clocks

- The main refinement is from finite-state to infinite-state clocks.
- Prove infinite-state guards imply finite-state guards.
 For the transmitter's clock:
 - Finite-state guard: tstate = rstate
 (i.e., the transmitter is ready to send the next bit).
 - Infinite-state guard: tclk = time(tclk, rclk)
 (i.e., it's the transmitter's turn to execute, based on linear constraints).

And similarly for the receiver's clock.

• Proof by *k*-induction over the infinite-state model.

Lingering Thoughts on Real-Time Verification Using SMT

We use what Leslie Lamport calls an *explicit-time* model³ for real-time verification without a real-time model-checker. Some benefits:

- No new languages and simple semantics (timeout automata⁴).
- SMT is extensible (the theory of arrays, lists, uninterpreted functions, etc.)
- Compositional with non real-time specifications.

Possible future work we'd like to see:

- Algebraic framework for generating refinement conditions.
- Data refinement.
- Dealing with non-linear temporal constraints.

³CHARME. 2005

⁴B. Dutertre and M. Sorea. In FTRTFT, 2004.

Getting our Specifications and SAL

8N1 and BMP Specs & Proofs

http://www.cs.indiana.edu/~lepike/pub_pages/refinement.html

Google: pike sal refinement

SRI's SAL

http://sal.csl.sri.com

Google: SRI SAL

Thanks:

- Learned about real-time verification in SAL from a talk by Bruno Dutertre at the National Institute of Aerospace.
- Initial work motivated by SPIDER and began at NASA Langley.

Temporal Refinement Using SMT and Model Checking with an Application toPhysical-Layer Protocols

Appendix.

Finite-State Clock Specifications

```
STATE: TYPE = [0..9];
                                rclock : MODULE =
                                BEGIN
tclock : MODULE =
                                  INPUT tstate : STATE
BEGIN
                                  INPUT rstate : STATE
 INPUT rstate : STATE
                                  TRANSITION
 INPUT tstate : STATE
                                    [ rstate /= tstate
 TRANSTITON
                                      OR tstate = 9 --> 1
    [ tstate = rstate --> ]
                                END;
END:
```

The Clocks

- Finite-state: clocks enforce the proper interleaving of the sender's and receivers' states.
- Possible finite-state interleavings ("..." means idling and "..." means truncation for readability):

$$(\texttt{tstate}, \texttt{rstate}) = \begin{array}{l} (9,9), (9,9), \dots, (0,9), \dots, \\ (0,0), (1,0), (1,1), \dots, \\ (8,7), (8,8), (9,8), (9,9), \dots \end{array}$$

Recall the 8N1 protocol description.

Finite-State Correctness

Main Correctness Theorem: When rx is sampling the bit just sent by tx, and rx is not in its initial state, then the bit sent is the bit received.

Timeout Automata for Real-Time Modeling

- In the infinite-state implementation, clocks enforce a nondeterministic real-time interleaving of the asynchronous modules.
- The model used is an explicit real-time model Timeout Automata.⁵
 Intuition:
 - Timeouts are associated with state-machines (or SAL modules).
 - A timeout represents the future time at which the state-machine will make a transition (i.e., update its state variables).
 - When a state-machine transitions, its timeout is updated (possibly nondeterministically) to some future time.
 - The "current time" is the least-valued timeout.

⁵B. Dutertre and M. Sorea. Timed systems in SAL. SRI TR, 2004.

Timeout Automata Semantics

Construct a transition system $\langle S, S^0, \rightarrow \rangle$:

- A partition on the state variables for S, and associated with each partition is a timeout $t \in \mathbb{R}$.
- A set of transition relations, such that \to_t associated with timeout t and is enabled if for all timeouts t', $t \le t'$ (\to is the union of \to_t for all t.)

Infinite-State Clock Implementation

 Returns the least-valued timeout between the transmitter and receiver:

```
time(t1: TIME, t2: TIME): TIME =
   IF t1 <= t2 THEN t1 ELSE t2 ENDIF;</pre>
```

 Higher-order(!) function giving a range over which a timeout may be updated:

```
timeout(min: TIME, max: TIME): [TIME -> BOOLEAN] =
{x : TIME | min <= x AND x <= max};</pre>
```

• Sample transition from the receiver:

```
rclock_rt : MODULE =
...
TRANSITION
[ rclk = time(rclk, tclk) --> rclk' IN
...
timeout(rclk + RSTARTMIN, rclk + RSTARTMAX)
...
```

Real-Time Constraints

Infinite-state: clocks are constrained by linear inequalities, captured by the types of the following uninterpreted constants:

```
TPERIOD : {x : TIME | 0 < x};
TSETTLE : {x : TIME | 0 <= x AND x < TPERIOD};
TSTABLE : TIME = TPERIOD - TSETTLE;

RSCANMIN : {x : TIME | 0 < x};
RSCANMAX : {x : TIME | RSCANMIN <= x AND x < TSTABLE};

RSTARTMIN : {x : TIME | TPERIOD + TSETTLE < x};
RSTARTMAX : {x : TIME | RSTARTMIN <= x AND x < 2 * TPERIOD - TSETTLE - RSCANMAX};

RPERIODMIN : {x : TIME | 9 * TPERIOD + TSETTLE < RSTARTMIN + 8 * x};
RPERIODMAX : {x : TIME | RPERIODMIN <= x AND TSETTLE + RSCANMAX + RSTARTMAX + 8 * x < 10 * TPERIOD};</pre>
```

These capture the error terms represented graphically earlier.

SAL's Language

- Typed with predicate subtypes.
- Infinite types (e.g., INTEGER and REAL).
- Synchronous (lock-step) and asynchronous (interleaving) composition (|| and [], respectively).
- Quantification (over finite types).
- Recursion (over finite types).

Induction (over Transition Systems)

Let $\langle S, S^0, \rightarrow \rangle$ be a transition system.

For safety property P, show

- Base: If $s \in S^0$, then P(s);
- Induction Step: If P(s) and $s \to s'$, then P(s').

Conclude that for all reachable s, P(s).

k-Induction Generalization

Generalize from single transitions to trajectories of fixed length.


For safety property P, show

- **Base**: If $s_0 \in S^0$, then for all trajectories $s_0 \to s_1 \to \ldots \to s_k$, $P(s_i)$ for $0 \le i \le k$;
- **IS**: For all trajectories $s_0 \to s_1 \to \ldots \to s_k$, If $P(s_i)$ for $0 \le i \le k-1$, then $P(s_k)$.


Conclude that for all reachable s, P(s).

Induction is the special case when k = 1.

Induction



k-Induction



k-Induction

```
counter1: MODULE =
   BEGIN
     LOCAL cnt : INTEGER
     LOCAL b : BOOLEAN
     INITIALIZATION
      cnt = 0:
      b = TRUE
     TRANSITION
        b --> cnt' = cnt + 2:
                  b' = NOT b
        [] ELSE --> cnt' = cnt - 1:
                  b' = NOT b
      END;
  Thm1 : THEOREM counter1 |- G(cnt >= 0);
                 Circuit behavior:
```


Thm1 fails for k = 1, succeeds for k = 2 (why?).

Disjunctive Invariants

Disjunctive invariants can be used to weaken safety properties until they become invariant.


- Developed by Pneuli & Rushby, independently.
- A disjunctive invariant can be built iteratively to cover the reachable states from the counterexamples returned by SAL for the hypothesized invariant being verified.

Initial Attempt




10 Not invariant...

Generalization



*I*0 ∨ *I*1 Almost...

Invariant



 $\emph{I0} \lor \emph{I1} \lor \emph{I2}$ There we go!

Disjunctive Invariants

```
counter1: MODULE =
   BEGIN
     LOCAL cnt : INTEGER
     LOCAL b : BOOLEAN
     INITIALIZATION
      cnt = 0;
       b = TRUE
     TRANSITION
         b \longrightarrow cnt' = (-1 * cnt) - 1;
                   b' = NOT b
         [] ELSE --> cnt' = (-1 * cnt) + 1;
                   b' = NOT b
       1 END:
  Thm2a : THEOREM counter2 |- G(b AND cnt >= 0);
                  Circuit behavior:
```

Thm2a is our initial approximation ...

Disjunctive Invariants

... And fails

SAL's output:

```
Counterexample:
Step 0:
--- System Variables (assignments) ---
cnt = 0
b = true
______
Step 1:
--- System Variables (assignments) ---
cnt = -1
b = false
  Thm2b : THEOREM counter2 |- G( (b AND cnt >= 0)
                               OR (NOT b AND cnt < 0));
```

Thm2b succeeds.