


APPENDIX


Appendix I.

- The scope of the method development in this research is limited to modeling NPP software failures for 'failure on-demand' scenario (focus of NPP PRA model).
- The method assumes FBD programs exactly represent the initial software requirements; thus, test cases generated from FBD program reflect all the on-demand situations of that NPP safety software.


Software life cycle and related development/verification processes of a typical NPP safety software



- Basic operation of NPP Safety-graded PLC
 - 1) **Fetch**: the executable code in the memory map is fetched.
 - 2) **Decode**: the fetched code is decoded into a specific instruction set.
 - 3) **Read**: the address is generated and the operands are read from the registers.
 - 4) **Execute**: the operation of the decoded instruction set is performed and the operation results are stored in the CPU register or the memory.




Operating mechanism of a Typical NPP safety PLC



Block diagram of a typical PLC CPU architecture

■ Development of NPP safety software test-bed (NSTM)


- 1) Emulation of microprocessor architecture of POSAFE-Q PLC
 - CPU registers (30 registers)
 - Extended-precision registers – extended-precision floating-point expression
 - Auxiliary registers – indirect addressing, 32-bit integer/logical expression
 - Other registers : system functions (e.g., stack, condition, block repeat)
 - Memory map (16 Mbyte; 0x000000 ~ 0xFFFFF)
 - 16Mbyte 32-bit words of program, data, I/O space
 - Accessible by various addressing modes (e.g. direct, indirect, immediate)



CPU registers

Memory map (RAM, ROM)

TMS320C3x CPU registers and Memory map




Create virtual
CPU register
and Memory map

CPU and memory emulation in test-bed (C code)

- **Development of NPP safety software test-bed (NSTM)**
 - 2) Implementation of microprocessor (TMS320c3x) instruction sets
 - Total of 118 assembly language instructions
 - Types of instruction set:
 - 1) Load and store
 - 2) 2-operand arithmetic/logical
 - 3) 3-operand arithmetic/logical
 - 4) Program control
 - 5) Interlocked operations
 - 6) Parallel operations

Address	Machine Code
1	0F2B0000
2	500B0014
3	0F2C0000
4	0F2D0000
5	0F2E0000
6	0F2F0000
7	08400B02
8	6A060005
9	087000D0
10	6A200338
11	50280280

Decode
machine code

Load Integer LDI	
Syntax	LDI src, dst
Operation	src → dst
Operands	src general addressing modes (G): <ul style="list-style-type: none"> 0 0 any CPU register 0 1 direct 1 0 indirect (disp = 0-255, IR0, IR1) 1 1 immediate dst any CPU register
Opcode	
Description	The src operand is loaded into the dst register. The dst and src operands are assumed to be signed integers. An alternate form of LDI, LDP, is used to load the data-page pointer register (DP). See the LDP instruction in Section 13.6.2 <i>Optional Assembler Syntax</i> beginning on page 13-34.
Cycles	1
Status Bits	These condition flags are modified only if the destination register is R7-R0. <ul style="list-style-type: none"> LUF Unaffected LV Unaffected UF 0 N 1 if a negative result is generated; 0 otherwise Z 1 if a 0 result is generated; 0 otherwise V 0 C Unaffected
Mode Bit	OVM Operation is not affected by OVM bit value.

Description of LDI (load integer)
instruction set operation

```
void tms_ldi(cpu *m, uint32_t n){
    TwoParaOper1 *c1 = m->code_operand[n];
    uint32_t val_src, val_dst;

    switch (c1->field.G_bin){
        case 0x0: // register addressing mode
            if (c1->field.src_r < 8){ val_src = (uint32_t)m->er[c1->field.src_r].val; }
            else{ val_src = m->er[c1->field.src_r - 8].val; }
            break;
        case 0x1: // direct addressing mode
            val_src = readmem_int(m, directaddress(m, c1->field.src_disp));
            break;
        case 0x2: // indirect addressing mode
            val_src = readmem_int(m, indirectaddress(m, c1->field.src_mod, c1->field.src_r, c1->field.src_disp));
            break;
        case 0x3: // immediate addressing mode
            val_src = (uint32_t)((int16_t)c1->field.src_imm);
            break;
    }

    if (c1->field.dst_r < 8) {
        m->er[c1->field.dst_r].val = val_src;
        set_flag(m, FLAG_UF, 0);
        set_flag(m, FLAG_V, 0);


        val_dst = m->er[c1->field.dst_r].val;
        if ((int32_t)val_dst < 0) { set_flag(m, FLAG_N, 1); }
        else { set_flag(m, FLAG_N, 0); }
        if (val_dst == 0) { set_flag(m, FLAG_Z, 1); }
        else { set_flag(m, FLAG_Z, 0); }
    }
    else{
        m->er[c1->field.dst_r - 8].val = val_src;
    }

    m->pc++;
}
```

Emulated operation of LDI (load integer)
instruction set in test-bed

■ V&V of NPP safety software test-bed (*NSTM*)

- **Instruction set testing** (using *CppUnit**) : A total of 2090 unit test cases were developed and tested to verify the correctness of emulated instruction set.



```

testemu.cpp
214 t.push_back(new MPYI3_STI_Test());
215 t.push_back(new MPYI3_SUBI3_Test());
216 t.push_back(new NEGB_Test());
217 t.push_back(new NEGF_Test());
218 t.push_back(new NEGF_STF_Test());
219 t.push_back(new NEGI_Test());
220 t.push_back(new NEGI_STI_Test());
221 t.push_back(new NOP_Test());
222 t.push_back(new NORM_Test());
223 t.push_back(new NOT_Test());
224 t.push_back(new NOT_STI_Test());
225 t.push_back(new OR_Test());
226 t.push_back(new OR3_Test());
227 t.push_back(new OR3_STI_Test());
228 t.push_back(new POP_Test());
229 t.push_back(new POPF_Test());
  
```

Contains unit test cases for OR instruction set

```

PROBLEMS OUTPUT DEBUG CONSOLE TERMINAL
TRAPcond : Test_COND_LUF_1_GIE_1 : OK
TRAPcond : Test_COND_ZUF_1_GIE_1 : OK
TSTB : Test_N_0_Z_0 : OK
TSTB : Test_N_0_Z_1 : OK
TSTB : Test_N_1_Z_0 : OK
TSTB : Test_N_1_Z_1 [ 0 ] Impossible Case: can not be both negative TSTB zero : OK
TSTB3 : Test_N_0_Z_0 : OK
TSTB3 : Test_N_0_Z_1 : OK
TSTB3 : Test_N_1_Z_0 : OK
TSTB3 : Test_N_1_Z_1 [ 0 ] Impossible Case: can not be both negative TSTB3 zero : OK
XOR : Test_N_0_Z_0 : OK
XOR : Test_N_0_Z_1 : OK
XOR : Test_N_1_Z_0 : OK
XOR : Test_N_1_Z_1 [ 0 ] Impossible Case: can not be both negative and zero : OK
XOR3 : Test_N_0_Z_0 : OK
XOR3 : Test_N_0_Z_1 : OK
XOR3 : Test_N_1_Z_0 : OK
XOR3 : Test_N_1_Z_1 [ 0 ] Impossible Case: can not be both zero and negative : OK
XOR3_STI : Test_N_0_Z_0 : OK
XOR3_STI : Test_N_0_Z_1 : OK
XOR3_STI : Test_N_1_Z_0 : OK
XOR3_STI : Test_N_1_Z_1 [ 0 ] Impossible Case: can not be both zero and negative : OK
OK (2090)
  
```

Result of unit testing for each instruction set

Summary of test result for all unit test cases

Result of unit testing for software test-bed

* *CppUnit* : xUnit tool for C/C++ programming languages


- Theoretical Basis of Exhaustive Test Case Generation
 - Example algorithms to solve an SAT example (SSC):

$$f_1 = x_1 \vee x_2 \equiv \neg x_1 \Rightarrow x_2 \quad : \text{Satisfiable}$$

$$f_2 = (x_1 \vee x_1) \wedge (\neg x_1 \vee \neg x_1) \equiv \neg x_1 \Rightarrow x_1, x_1 \Rightarrow \neg x_1 \quad : \text{Unsatisfiable}$$

$$f_3 = (x_1 \vee \neg x_2) \wedge (x_2 \vee \neg x_3) \wedge (x_3 \vee \neg x_1) \wedge (\neg x_4 \vee \neg x_2)$$

$$\equiv \neg x_1 \Rightarrow \neg x_2, \neg x_2 \Rightarrow \neg x_3, \neg x_3 \Rightarrow \neg x_1, x_4 \Rightarrow \neg x_2$$



Check satisfiability:

If x_i and $\neg x_i$ are at same SCC, *unsat*
 else, *sat*
 → in f_3 case, *sat*

Derive interpretation:

For each SCC C_1 , set vertices' value to false,
 (to avoid *true* → *false* cases),
 and check the contradictions between SCCs.

→ in f_3 case,
 $\{x_1, x_2, x_3, x_4\} = \{\text{false}, \text{false}, \text{false}, \text{true}\}$

- Theoretical Basis of Exhaustive Test Case Generation
 - Expansion from SAT to SMT problem:

$$f_4 = \overbrace{(x + 5 = \text{read}(A, 5))}^{\text{arithmetic}} \wedge (A \neq B \vee \overbrace{\text{read}(B, 5)}^{\text{Arrays}} \leq \overbrace{g(x)}^{\text{Uninterpreted functions}})$$



Abstract to Propositional Logic

$$f_4 = (P) \wedge (Q \vee R)$$



Find satisfying assignment

$$x + 5 = \text{read}(A, 5), A \neq B$$




Determine if consistent according to theory solver (arithmetic, equalities, etc.)

- NPP safety software language – FBD/LD program
 - FBD is a graphical language used for PLC design that describes the function between input and output variables expressed with a set of elementary blocks.


- Definition of Function Block (FB)

- FB = <Name, IP, OP, BD>
 - $f_{FB}: I_{FB} \rightarrow O_{FB}$
 - » Name : a name of function block,
 - » IP: a set of input ports, $I_{FB} = I_1 * \dots * I_n$
 - » OP: a set of output ports, $O_{FB} = O_o$
 - » BD: behavioral description of function block.




- Definition of Component FBD (Comp_FBD)

- Component_FBD = <FBs, T, I, O>,
 - $f_{Comp_FBD}: I_{Comp_FBD} \rightarrow O_{Comp_FBD}$
 - » FBs : a set of FBs,
 - » T: A set of transition ($FB_i.OP_m, FB_j.IP_n$) btw FBs
 $\forall (FB_i.OP_m, FB_j.IP_n) \in T$
 - » I: a set of FB.IP not included in T, $I_{Comp_FBD} = I_1 * \dots * I_m$
 - » O: a set of FB.OP not included in T, $O_{Comp_FBD} = O_1 * \dots * O_m$




- Definition of System FBD (Sys_FBD)

- System_FBD = <FBDs, T, I, O>,
 - $f_{Sys_FBD}: I_{Sys_FBD} \rightarrow O_{Sys_FBD}$
 - » FBDs : a set of Component_FBDs,
 - » T: a set of transition ($FBD_i.O_m, FBD_j.I_n$) btw Component_FBDs,
 $\forall (FBD_i.O_m, FBD_j.I_n) \in T$
 - » I: a set of FBD.I not included in T, $I_{Sys_FBD} = I_{S1} * \dots * I_{Sm}$
 - » O: a set of FBD.O not included in T, $O_{Sys_FBD} = O_{S1} * \dots * O_{Sn}$




Translation from FBD into SMT format

- The FBD-to-SMT translation rules are developed based on FBD formal definition.
- The translation starts with generating SMT formulas for all FBs, and continues for component FBD and system FBD.




■ Translation of Function Block (FB) to SMT formula

- **Rule 1** : Define the elements of FB (name, I/O ports)
- **Rule 2** : Define the FB operation
- **Rule 3** : Define the FB output ports
- **Rule 4** : Return the FB output ports



FBD-to-SMT translation rules for FBs



Formal definition and translation for example FB, $ADD4_DINT$

- Translation of Component FBD (*Comp_FBD*) to SMT formula
 - Rule 5** : Define the elements of component FBD (name, I/O ports)
 - Rule 6** : Define the program flow according to execution order of FBs in *Comp_FBD*
 - Rule 7** : Define the *Comp_FBD* output ports
 - Rule 8** : Return the *Comp_FBD* output ports

For each *Comp_FBD* = $\langle FBs, T_{comp}, I, O \rangle$,

Rule 5. Define *Comp_FBD* where $v_{ci,i} \in V_{Comp_FBD-I}, v_{co,j} \in V_{Comp_FBD-O}$:

def [Name of *Comp_FBD*](*EN*, $v_{ci,1}, \dots, v_{ci,n}, ENO, v_{co,1}, \dots, v_{co,m}$):

Rule 6. Define *Comp_FBD* operation and all transition relations (T_{comp}) :

...
 $temp_{comp} = [Name\ of\ Comp_FBD](FB_k.EN, FB_k.IP_1, \dots, FB_k.IP_w,$
 $FB_k.ENO, FB_k.OP_1, \dots, FB_k.OP_w)$

$FB_k.OP_q = If(FB_k.EN, temp_{comp}, FB_k.OP_q)$

...

Rule 7. Define *ENO* and outputs of *Comp_FBD*, $v_{co,j}$:

$ENO = If(EN, True, False)$


...

$v_{co,j} = If(EN, FB.OP, v_{co,j})$

...

Rule 8. Return *ENO* and outputs of *Comp_FBD*, $v_{co,j}$:

return *ENO*, $v_{co,1}, \dots, v_{co,m}$



```

01 # Define Component FBD
02 def RESET_FALLING__(EN, HYS, PV_OUT, ENO, TRIP_LOGIC, TSP):
03     ...
04     # Define Component FBD operation and all translation relation
05     ENO_1_RESET_FALLING, OUT_1_RESET_FALLING = LE_REAL(True,
06     PV_OUT, TSP, ENO_1_RESET_FALLING, OUT_1_RESET_FALLING)
07     tbool = If(True, And(OUT_1_RESET_FALLING, Not (TRIP_LOGIC)),
08     tbool)
09     ...
10     ENO_3_RESET_FALLING, OUT_3_RESET_FALLING = MOVE_BOOL(
11     tbool, True, ENO_3_RESET_FALLING, OUT_3_RESET_FALLING)
12     ...
13     # Define ENO and output of Component FBD
14     ENO2 = If(EN, ENO1, False)
15     TRIP_LOGIC2 = If(EN, TRIP_LOGIC1, TRIP_LOGIC)
16     TSP2 = If(EN, TSP1, TSP)
17     # return ENO and outputs of Component FBD
18     return ENO2, TSP2, TRIP_LOGIC2
    
```

- Translation of System FBD (*Sys_FBD*) to SMT formula
 - Rule 9** : Define the elements of system FBD (name, I/O ports)
 - Rule 10** : Define the program flow according to execution order in *Sys_FBD*
 - Rule 11** : Define the *Sys_FBD* output ports
 - Rule 12** : Return the *Sys_FBD* output ports

For each *Sys_FBD* = < *Comp_FBDs*, *T*, *I*, *O* > ,

Rule 9, Define *Sys_FBD* where $v_{si,i} \in V_{Sys_FBD-I}$, $v_{so,j} \in V_{Sys_FBD-O}$:

def [Name of *Sys_FBD*]($v_{si,1}, \dots, v_{si,n}, v_{so,1}, \dots, v_{so,m}$):

Rule 10, Define *Sys_FBD* operation and all transition relations (T_{sys}):

...
 $temp_{sys} = [Name\ of\ Comp_FBD_k](Comp_FBD_k.EN, Comp_FBD_k.I_1, \dots, Comp_FBD_k.I_w,$
 $Comp_FBD_k.ENO, Comp_FBD_k.O_1, \dots, Comp_FBD_k.O_w)$

$Comp_FBD_k.O_q = If(Comp_FBD_k.EN, temp_{sys}, Comp_FBD_k.O_q)$


Rule 11, Define outputs of *Sys_FBD*, $v_{so,j}$:

...
 $v_{so,j} = Comp_FBD_k.O_q$
 ...

Rule 12, Return outputs of *Sys_FBD*, $v_{so,j}$:

return $v_{so,1}, \dots, v_{so,m}$

FBD-to-SMT translation rules for system FBD




```

01 # Define System FBD
02 def BP__k_Trip_Logica(BP__k_Trip_Logica_in):
03
04     ...
05     # rung 147
06     RESET_FALLING50_out_ENO, ... RESET_FALLING50_out_TRIP_LOGIC =
07     RESET_FALLING(RESET_FALLING50_in_EN, RESET_FALLING50_in_HYS, ...
08     , RESET_FALLING50_out_ENO, ..., RESET_FALLING50_out_TRIP_LOGIC)
09     _6_TRIP_LOGIC_2 = If(RESET_FALLING50_out_ENO, RESET_FALLING50_out
10     _TRIP_LOGIC, _6_TRIP_LOGIC_1)
11
12     # rung 148
13     TRIP_DECISION51_in_TRIP_LOGIC = _6_TRIP_LOGIC_2
14
15     ...
16     TRIP_DECISION51_out_ENO, ..., TRIP_DECISION51_out_TRIP,
17     TRIP_DECISION51_out_PTRIP = TRIP_DECISION51_in_EN
18     , TRIP_DECISION51_in_TRIP_LOGIC, ..., TRIP_DECISION51_out_TRIP)
19     _6_TRIP_2 = And(TRIP_DECISION51_out_TRIP, Not(_6_OB_START_STA__1))
20
21     ...
22     # Define outputs of Sys_FBD
23     BP__k_Trip_Logica_out = []
24     BP__k_Trip_Logica_out.append(_6_TRIP_2)
25
26     ...
27     # Return outputs of Sys_FBD
28     return BP__k_Trip_Logica_out
    
```

An example of translation for the system FBD

- Background on SMT Solving Techniques – **DPLL** algorithm
 - DPLL algorithm is a **complete, backtracking**-based search algorithm for solving the CNF-SAT problem.
 - *Complete*: guarantees to find a solution if there is any
 - *Backtracking*: exercise all possible paths to solve SAT/SMT problem.




- Existing SMT solver: CVC4 (Stanford), Yices (SRI), **Z3 (Microsoft)** ^[7]
 - Z3 ~ DPLL-(T), a theorem prover for first-order logic about an arbitrary theory T.

■ SMT Solving Technique – DPLL algorithm ($DPLL(F, U)$)

- $UP(F, U)$; - Unit-propagate
- if F contains the empty clause ($F = \perp$) then return;
- if F is empty formula ($F = \top$), then exit with model of U ;
- $L \leftarrow$ a literal containing an atom from F ;
- $DPLL(F|_L, U \cup \{L\})$;
- $DPLL(F|_{\bar{L}}, U \cup \{\bar{L}\})$;

$$F = (\neg p \vee q) \wedge (\neg p \vee r) \wedge (q \vee r) \wedge (\neg q \vee \neg r)$$



An example of SMT solving using DPLL algorithm

$$F = (\neg p \vee q) \wedge (\neg p \vee r) \wedge (q \vee r) \wedge (\neg q \vee \neg r)$$

$$DP((\neg p \vee q) \wedge (\neg p \vee r) \wedge (q \vee r) \wedge (\neg q \vee \neg r), \emptyset)$$

$$\vdash UP((\neg p \vee q) \wedge (\neg p \vee r) \wedge (q \vee r) \wedge (\neg q \vee \neg r), \emptyset)$$

$$L \leftarrow \neg p$$

$$DP((\neg p \vee q) \wedge (\neg p \vee r) \wedge (q \vee r) \wedge (\neg q \vee \neg r)|_{\neg p}, \{\neg p\})$$

$$DP((q \vee r) \wedge (\neg q \vee \neg r), \{\neg p\})$$

$$\vdash UP((q \vee r) \wedge (\neg q \vee \neg r), \{\neg p\})$$

$$L \leftarrow q$$

$$DP((q \vee r) \wedge (\neg q \vee \neg r)|_q, \{\neg p, q\})$$

$$\vdash UP(\neg r, \{\neg p, q\})$$

$$L \leftarrow \neg r$$

$$DP(\top, \{\neg p, q, \neg r\})$$

$$\vdash \text{return model } \{\neg p, q, \neg r\}$$

- Z3: DPLL-based SAT + Theory solver (Arithmetic, Array, Bit-vector)

$$\Phi = (x + 1 > 0 \vee x + y > 0) \wedge (x < 0 \vee x + y > 4) \wedge \neg(x + y > 0)$$

- Invoke DPLL(T) for theory T = LIA (Linear Integer Arithmetic)
 - Map : $\{A \leftrightarrow x + 1 > 0, B \leftrightarrow x + y > 0, C \leftrightarrow x < 0, D \leftrightarrow x + y > 4\}$
 - Invoke SAT solver:
 - Propagate: $B \rightarrow false$, Propagate: $A \rightarrow true$
 - Decide: $C \rightarrow true$

$$\Phi = (A \vee B) \wedge (C \vee D) \wedge \neg B$$

- Invoke theory solver for LIA on: $\{A, \neg B, C\} \rightarrow \{x + 1 > 0, \neg(x + y > 0), x < 0\}$
 - $x + 1 > 0 \wedge x < 0$ is LIA-unsatisfiable.
 - $\rightarrow (\neg A \vee \neg C)$ is added to list of clauses.

$$\Phi = (A \vee B) \wedge (C \vee D) \wedge \neg B \wedge (\neg A \vee \neg C)$$

- Z3: DPLL-based SAT + Theory solver (Arithmetic, Array, Bit-vector)

$$\Phi = (x + 1 > 0 \vee x + y > 0) \wedge (x < 0 \vee x + y > 4) \wedge \neg(x + y > 0)$$

- Invoke DPLL(T) for theory T = LIA (Linear Integer Arithmetic)
 - Invoke SAT solver:
 - Backtrack decision on C ($C \rightarrow true$)
 - Propagate $C \rightarrow false$
 - Propagate $D \rightarrow true$

$$\Phi = (A \vee B) \wedge (C \vee D) \wedge \neg B \wedge (\neg A \vee \neg C)$$


- Invoke LIA on: $\{A, \neg B, \neg C, D\} \rightarrow \{x + 1 > 0, \neg(x + y > 0), x < 0, x + y > 4\}$
 - $\neg(x + y > 0) \wedge x + y > 4$ is LIA-unsatisfiable.
 - $\rightarrow (B \vee \neg D)$ is added to list of clauses.

$$\Phi = (A \vee B) \wedge (C \vee D) \wedge \neg B \wedge (\neg A \vee \neg C) \wedge (B \vee \neg D)$$

- No decisions to backtrack \rightarrow The formula is LIA-unsatisfiable.

Appendix IX.

- Single Test Case Generation for NPP Safety Software
 - Algorithm for a single test case generation of an example FBD program



An example FBD program

```
main.py
1  # -- Environment setting -- #
2  from z3 import *
3  from psat_func import *
4  s = Solver()
5
6  # -- Define input variable -- #
7  PV_OUT = Int('PV_OUT')
8  TSP = Int('TSP R')
9  TRIP_LOGIC = Bool('TRIP_LOGIC')
10 # -- Define output variable -- #
11 TRIP_LOGIC1 = Bool('TRIP_LOGIC1')
12 # -- Define constant variable -- #
13 HYS = 300
14
15 # -- Define input/internal variables possible range
16 s.add(PV_OUT <= 17800) #Maximum range of process variable (count) = 17800
17 s.add(PV_OUT >= 17780) #Minimum range of process variable (count) = 17780
18 s.add(TSP <= 17790) #Maximum range of trip setpoint (count) = 17790
19 s.add(TSP >= 999) #Minimum range of trip setpoint (count) = 999
20 s.add(TRIP_LOGIC == False) #initially trip signal is off.
21
22 # Definition of FBD program logic
23 _tbool = False
24 ENO_1_RESET_FALLING = False
25 OUT_1_RESET_FALLING = False
26 ENO_2_RESET_FALLING = False
27 OUT_2_RESET_FALLING = 0
28 ENO_3_RESET_FALLING = False
29 OUT_3_RESET_FALLING = False
30 ENO_4_RESET_FALLING = False
31 OUT_4_RESET_FALLING = 0
32
33 ENO_1_RESET_FALLING, OUT_1_RESET_FALLING = LE_REAL(True, PV_OUT, TSP,
34 _tbool = If(True, And(OUT_1_RESET_FALLING, Not(TRIP_LOGIC)), _tbool)
35 ENO_2_RESET_FALLING, OUT_2_RESET_FALLING = WORD_TO_REAL(True, HYS,
36 ENO_3_RESET_FALLING, OUT_3_RESET_FALLING = MOVE_BOOL(_tbool, True,
37 ENO_3_RESET_FALLING, OUT_3_RESET_FALLING)
38 TRIP_LOGIC1 = If(_tbool, OUT_3_RESET_FALLING, TRIP_LOGIC)
39 ENO_4_RESET_FALLING, OUT_4_RESET_FALLING = ADD2_REAL(_tbool, TSP,
40 OUT_2_RESET_FALLING, ENO_4_RESET_FALLING, OUT_4_RESET_FALLING)
41 TSP1 = If(_tbool, OUT_4_RESET_FALLING, TSP)
42
43 # -- Define test requirement
44 s.add(TRIP_LOGIC1 == True)
45
46 # -- check satisfiability & return a solution for the model
47 print '* satisfiability of model (sat/un-sat): %s' % s.check()
48 print '* found model: ', s.model()
49
length: 1,914 lines: 47 Ln: 47 Col: 1 Sel: 0 | 0 Windows (CR LF) UTF-8 INS
```

STEP 1: Define problem set

- 1-1) Declaration of the FBD variables (line 6~20)
- 1-2) Declaration of FBD program logic (line 22~39)

STEP 2: Define test requirement

- 2-1) Assertion of test requirement (line 41~42):


STEP 3: Solve test requirement

- 3-1) Check satisfiability given constraint (line 45):
- 3-2) Find a model for FBD program (line 46):

Z3 input file for one test case
generation of FBD program

Appendix IX.

- Single Test Case Generation for NPP Safety Software
 - Execution of a single test case generation algorithm for example FBD program



An example FBD program

```
1 from z3 import *
2
3 ## FBD operation defined based on IEC 61131-3 standard
4
5 def LE_REAL(EN, IN1, IN2, ENO, OUT):
6     ENO = If(EN, True, False)
7     OUT = If(EN, If(IN1 <= IN2, True, False), OUT)
8     return ENO, OUT
9
10 def ADD_DINT(EN, IN1, IN2, ENO, OUT):
11     ENO = If(EN, True, False)
12     OUT = If(EN, IN1 + IN2, OUT)
13     return ENO, OUT
14
15 def ADD2_DINT(EN, IN1, IN2, ENO, OUT):
```

Definition of function blocks

```
D:\Coppexample\WindowsFormsApplication1_test_20181119\WindowsFormsApp
lication1_test\bin\Debug\resultfiles>python main.py
* satisfiability of model (sat/un-sat): sat
* found model: [PV_OUT = 17780, TSP_R = 17780, TRIP_LOGIC = False]
D:\Coppexample\WindowsFormsApplication1_test_20181119\WindowsFormsApp
lication1_test\bin\Debug\resultfiles>
```

Screenshot of single test case generation algorithm execution

```
1 # -- Environment setting -- #
2 from z3 import *
3 from pset_func import *
4 s = Solver()
5
6 # -- Define input variable -- #
7 PV_OUT = Int('PV_OUT')
8 TSP = Int('TSP_R')
9 TRIP_LOGIC = Bool('TRIP_LOGIC')
10 # -- Define output variable -- #
11 TRIP_LOGIC1 = Bool('TRIP_LOGIC1')
12 # -- Define constant variable -- #
13 HYS = 300
14
15 # -- Define input/internal variables possible range
16 s.add(PV_OUT <= 17800) #Maximum range of process variable (count) = 17800
17 s.add(PV_OUT >= 17780) #Minimum range of process variable (count) = 17780
18 s.add(TSP <= 17790) #Maximum range of trip setpoint (count) = 17790
19 s.add(TSP >= 999) #Minimum range of trip setpoint (count) = 999
20 s.add(TRIP_LOGIC == False) #initially trip signal is off.
21
22 # Definition of FBD program logic
23 tbool = False
24 ENO_1_RESET_FALLING = False
25 OUT_1_RESET_FALLING = False
26 ENO_2_RESET_FALLING = False
27 OUT_2_RESET_FALLING = 0
28 ENO_3_RESET_FALLING = False
29 OUT_3_RESET_FALLING = False
30 ENO_4_RESET_FALLING = False
31 OUT_4_RESET_FALLING = 0
32
33 ENO_1_RESET_FALLING, OUT_1_RESET_FALLING = LE_REAL(True, PV_OUT, TSP,
34 ENO_1_RESET_FALLING, OUT_1_RESET_FALLING)
35 tbool = If(True, And(OUT_1_RESET_FALLING, Not(TRIP_LOGIC)), tbool)
36 ENO_2_RESET_FALLING, OUT_2_RESET_FALLING = WORD_TO_REAL(True, HYS,
37 ENO_2_RESET_FALLING, OUT_2_RESET_FALLING)
38 ENO_3_RESET_FALLING, OUT_3_RESET_FALLING = MOVE_BOOL(tbool, True,
39 ENO_3_RESET_FALLING, OUT_3_RESET_FALLING)
40 TRIP_LOGIC1 = If(tbool, OUT_3_RESET_FALLING, TRIP_LOGIC)
41 ENO_4_RESET_FALLING, OUT_4_RESET_FALLING = ADD2_REAL(tbool, TSP,
42 OUT_2_RESET_FALLING, ENO_4_RESET_FALLING, OUT_4_RESET_FALLING)
43 TSP1 = If(tbool, OUT_4_RESET_FALLING, TSP)
44
45 # -- Define test requirement
46 s.add(TRIP_LOGIC1 == True)
47
48 # -- check satisfiability & return a solution for the model
49 print 'satisfiability of model (sat/un-sat): %s' % s.check()
50 print 'found model: ', s.model()
51
```

Z3 input file for single test case generation of FBD program

- Exhaustive Test Case Generation for NPP Safety Software
 - To derive all interpretations (solutions) to FBD program, at each iteration, the algorithm:
 - 1) Derives the model from satisfiability check
 - 2) Saves the model as a single test case
 - 3) Adds a new constraint that negates the last found interpretation to the test requirement at each iteration.
 - 4) If the formula is *unsatisfiable*, return the derived model as exhaustive test cases.
 - *Unsatisfiable* means there exist no interpretation (solution) that evaluates a given formula to true under given constraints.

1)	{	1	s = solver()
		2	Program.Output = Program_Func(Program.Inputs)
		3	s.add('TR') # asserts
		4	
		5	while True
		6	if s.check() == sat
		7	# The method check solves the asserted <i>constraints</i> ,
		8	# and returns sat when it finds a solution for the
		9	# set of asserted <i>constraints</i> .
		10	m = s.model()
		11	# The method model calls the <i>interpretation</i> (solu-
		12	# tion) that makes each asserted constraint true.
		13	for d in m:
		14	file.write('%s %s' %(d(),m[d])) # TestSet ← TestSet ∪ TestCase _i
		15	s.add(Or(d() != m[d])) # add the last found <i>interpretation</i> as a
		16	# new constraint into the model.
		17	# TR _i = TR _{i-1} ∪ {TR satisfied by TestCase _i }
		18	else
		19	# The method check returns unsat if no more
		20	# solution exists for the model (i.e. the system
		21	# of constraints have no solution).
		22	break
		23	end if
		24	return TestSet
		25	# return TestSet when model is unsat .
		26	end while

Appendix XI.

Example of Exhaustive Test Case Generation for Simple FBD Program

1st Iteration result

```

C:\test>python main.py
** ----- iteration: 1 ----- *
* satisfiability of model (sat/un-sat): sat
* model constraint: <bound method Solver.__repr__ of [_6_PV_OUT <= 17800,
_6_PV_OUT >= 17780,
_6_TSP <= 17790,
_6_TSP >= 999,
_6_TRIP_LOGIC == False,
If(True,
  If(If(True,
    And(If(True,
      If(_6_PV_OUT <= _6_TSP, True, False),
      False),
      Not(_6_TRIP_LOGIC)),
    False),
    If(If(True,
      And(If(True,
        If(_6_PV_OUT <= _6_TSP, True, False),
        False),
        Not(_6_TRIP_LOGIC)),
      True,
      False),
      _6_TRIP_LOGIC),
      True)]>
Initial Test Requirement (TR1)
TestCase1 generated for TR1
* found model: [_6_TSP = 17780, _6_PV_OUT = 17780, _6_TRIP_LOGIC = False]
* new constraint: [_6_TSP != 17780, _6_PV_OUT != 17780, _6_TRIP_LOGIC != False]
  
```

TestCase₁ = [PV_OUT = 17780, TSP = 17780, TRIP_LOGIC = False]

2nd Iteration result

```

** ----- iteration: 2 ----- *
* satisfiability of model (sat/un-sat): sat
* model constraint: <bound method Solver.__repr__ of [_6_PV_OUT <= 17800,
_6_PV_OUT >= 17780,
_6_TSP <= 17790,
_6_TSP >= 999,
_6_TRIP_LOGIC == False,
If(True,
  If(If(True,
    And(If(True,
      If(_6_PV_OUT <= _6_TSP, True, False),
      False),
      Not(_6_TRIP_LOGIC)),
    False),
    If(If(True,
      And(If(True,
        If(_6_PV_OUT <= _6_TSP, True, False),
        False),
        Not(_6_TRIP_LOGIC)),
      True,
      False),
      _6_TRIP_LOGIC),
      True)]>
The negation of TestCase1 is
added to TR2 as new constraint
TestCase2 generated for TR2
* found model: [_6_TRIP_LOGIC = False, _6_TSP = 17781, _6_PV_OUT = 17781]
* new constraint: [_6_TRIP_LOGIC != False, _6_TSP != 17781, _6_PV_OUT != 17781]
  
```

TestCase₂ = [PV_OUT = 17781, TSP = 17781, TRIP_LOGIC = False]

Execution result of exhaustive test case generation algorithm for an example PLC program

Appendix XI.

■ Example of Exhaustive Test Case Generation for Simple FBD Program

66th and 67th Iteration result

```

*** ----- iteration: 66 ----- ***
* satisfiability of model (sat/un-sat): sat
* model constraint: <bound method Solver.__repr__ of [_6_PV_OUT <= 17800,
  _6_PV_OUT >= 17780,
  _6_TSP <= 17790,
  _6_TSP >= 999,
  _6_TRIP_LOGIC == False,
  If(True,
    If(If(True,
      :
    Or(_6_TRIP_LOGIC != False,
      _6_TSP != 17789,
      _6_PV_OUT != 17783),
    ...>

    TestCase66 generated for TR66

* found model: [_6_TRIP_LOGIC = False, _6_TSP = 17789, _6_PV_OUT = 17784]
* new constraint: [_6_TRIP_LOGIC != False, _6_TSP != 17789, _6_PV_OUT != 17784]

*** ----- iteration: 67 ----- ***
* satisfiability of model (sat/un-sat): unsat
* number of test cases: 66
C:#test>

    Given TR67, the formula is
    unsatisfiable → return TestSet
  
```

TestCase₆₆ = [PV_OUT = 17784, TSP = 17789,
TRIP_LOGIC = False]

36	_6_TRIP_LOGIC	False	_6_TSP	17790	_6_PV_OUT	17786
37	_6_TRIP_LOGIC	False	_6_TSP	17788	_6_PV_OUT	17787
38	_6_TRIP_LOGIC	False	_6_TSP	17788	_6_PV_OUT	17786
39	_6_TRIP_LOGIC	False	_6_TSP	17788	_6_PV_OUT	17784
40	_6_TRIP_LOGIC	False	_6_TSP	17788	_6_PV_OUT	17783
41	_6_TRIP_LOGIC	False	_6_TSP	17788	_6_PV_OUT	17782
42	_6_TRIP_LOGIC	False	_6_TSP	17788	_6_PV_OUT	17780
43	_6_TRIP_LOGIC	False	_6_TSP	17788	_6_PV_OUT	17781
44	_6_TRIP_LOGIC	False	_6_TSP	17785	_6_PV_OUT	17780
45	_6_TRIP_LOGIC	False	_6_TSP	17786	_6_PV_OUT	17780
46	_6_TRIP_LOGIC	False	_6_TSP	17787	_6_PV_OUT	17780
47	_6_TRIP_LOGIC	False	_6_TSP	17785	_6_PV_OUT	17781
48	_6_TRIP_LOGIC	False	_6_TSP	17785	_6_PV_OUT	17782
49	_6_TRIP_LOGIC	False	_6_TSP	17785	_6_PV_OUT	17783
50	_6_TRIP_LOGIC	False	_6_TSP	17786	_6_PV_OUT	17781
51	_6_TRIP_LOGIC	False	_6_TSP	17787	_6_PV_OUT	17781
52	_6_TRIP_LOGIC	False	_6_TSP	17789	_6_PV_OUT	17781
53	_6_TRIP_LOGIC	False	_6_TSP	17790	_6_PV_OUT	17781
54	_6_TRIP_LOGIC	False	_6_TSP	17786	_6_PV_OUT	17782
55	_6_TRIP_LOGIC	False	_6_TSP	17786	_6_PV_OUT	17783
56	_6_TRIP_LOGIC	False	_6_TSP	17787	_6_PV_OUT	17782
57	_6_TRIP_LOGIC	False	_6_TSP	17787	_6_PV_OUT	17783
58	_6_TRIP_LOGIC	False	_6_TSP	17790	_6_PV_OUT	17783
59	_6_TRIP_LOGIC	False	_6_TSP	17789	_6_PV_OUT	17783
60	_6_TRIP_LOGIC	False	_6_TSP	17790	_6_PV_OUT	17782
61	_6_TRIP_LOGIC	False	_6_TSP	17790	_6_PV_OUT	17780
62	_6_TRIP_LOGIC	False	_6_TSP	17789	_6_PV_OUT	17780
63	_6_TRIP_LOGIC	False	_6_TSP	17786	_6_PV_OUT	17784
64	_6_TRIP_LOGIC	False	_6_TSP	17787	_6_PV_OUT	17784
65	_6_TRIP_LOGIC	False	_6_TSP	17790	_6_PV_OUT	17784
66	_6_TRIP_LOGIC	False	_6_TSP	17789	_6_PV_OUT	17784
67						

Generated Exhaustive Test Cases (**TestSet**)

Execution result of exhaustive test case generation algorithm for an example PLC program