


APPENDIX



- The scope of the method development in this research is limited to modeling NPP software failures for 'failure on-demand' scenario (focus of NPP PRA model).
- The method assumes FBD programs exactly represent the initial software requirements; thus, test cases generated from FBD program reflect all the ondemand situations of that NPP safety software.

Software life cycle and related development/verification processes of a typical NPP safety software





^{*} Existing tools used for conducting the task.

^{*} FBD : function block diagram / PRA : probabilistic risk assessment / CTL : Computation tree logic / LTL : Linear temporal logic / VIS : Verification Interacting with Synthesis / SMV : Symbolic model verifier / SDS : software design specifications (e.g. design documents, FBD files)



- Basic operation of NPP Safety-graded PLC
 - 1) <u>Fetch</u>: the executable code in the memory map is fetched.
 - 2) <u>Decode</u>: the fetched code is decoded into a specific instruction set.
 - 3) <u>Read</u>: the address is generated and the operands are read from the registers.
 - 4) <u>Execute</u>: the operation of the decoded instruction set is performed and the operation results are stored in the CPU register or the memory.








Development of NPP safety software test-bed (NSTM)

- 1) Emulation of microprocessor architecture of POSAFE-Q PLC
 - CPU registers (30 registers)
 - Extended-precision registers extended-precision floating-point expression
 - Auxiliary registers indirect addressing, 32-bit integer/logical expression
 - Other registers: system functions (e.g., stack, condition, block repeat)
 - Memory map (16 Mbyte; 0x000000 ~ 0xFFFFFF)
 - 16Mbyte 32-bit words of program, data, I/O space
 - Accessible by various addressing modes (e.g. direct, indirect, immediate)




TMS320C3x CPU registers and Memory map

CPU and memory emulation in test-bed (C code)



Development of NPP safety software test-bed (NSTM)

- 2) Implementation of microprocessor (TMS320c3x) instruction sets
 - Total of 118 assembly language instructions
 - Types of instruction set:
 - 1) Load and store
 - 2) 2-operand arithmetic/logical
 - 3) 3-operand arithmetic/logical
- 4) Program control
- 5) Interlocked operations
- 6) Parallel operations



Description of **LDI** (load integer) instruction set operation


```
void tms_ldi(cpu *m, uint32_t n){
      TwoParaOper1 *c1 = m->code operand[n];
      uint32_t val_src, val_dst;
      switch (c1->field.G_bin){
             case 0x0: // register addressing mode
             if (c1->field.src_r < 8){ val_src = (uint32_t)m->er[c1-
             >field.src_r].val; }
             else{ val_src = m->oer[c1->field.src_r - 8].val; }
             case 0x1: // direct addressing mode
             val_src = readmem_int(m, directaddress(m, c1->field.src_disp));
             case 0x2: // indirect addressing mode
             val_src = readmem_int(m, indirectaddress(m, c1->field.src_mod, c1-
            >field.src_r, c1->field.src_disp));
             case 0x3: // immediate addressing mode
             val_src = (uint32_t)((int16_t)c1->field.src_imm);
             break;
      if (c1->field.dst_r < 8) {</pre>
             m->er[c1->field.dst_r].val = val_src;
             set_flag(m, FLAG_UF, 0);
             set_flag(m, FLAG_V, 0);
             val_dst = m->er[c1->field.dst_r].val;
            if ((int32_t)val_dst < 0) { set_flag(m, FLAG_N, 1); }</pre>
             else { set_flag(m, FLAG_N, 0); }
             if (val_dst == 0) { set_flag(m, FLAG_Z, 1); }
             else { set_flag(m, FLAG_Z, 0); }
      else{
              m->oer[c1->field.dst_r - 8].val = val_src;
      m->pc++;
```

Emulated operation of **LDI** (load integer) instruction set in test-bed


Appendix IV.



- V&V of NPP safety software test-bed (NSTM)
 - Instruction set testing (using CppUnit*): A total of 2090 unit test cases were developed and tested to verify the correctness of emulated instruction set.



Verification process of the software test-bed with instruction set unit test cases




Result of unit testing for software test-bed

Appendix IV.




- V&V of NPP safety software test-bed (NSTM)
 - <u>Functional testing</u>: The test cases for benchmark programs were developed and tested to verify the overall functionality of test-bed.
 - Lamp On/Off software : 22 cases for Lamp On scenario
 - KNICS IDiPS-RPS BP software: 659 cases for trip scenario (15 trip logics)






Test case file







Expected output file














Program file (executable code)

Screenshot of test-bed execution

Test result file




- Theoretical Basis of Exhaustive Test Case Generation
 - Example algorithms to solve an SAT example (SSC):

$$f_1 = x_1 \lor x_2 \equiv \neg x_1 \Rightarrow x_2 \qquad : Satisfiable$$

$$f_2 = (x_1 \lor x_1) \land (\neg x_1 \lor \neg x_1) \equiv \neg x_1 \Rightarrow x_1, \ x_1 \Rightarrow \neg x_1 \qquad : Unsatisfiable$$

$$f_3 = (x_1 \lor \neg x_2) \land (x_2 \lor \neg x_3) \land (x_3 \lor \neg x_1) \land (\neg x_4 \lor \neg x_2)$$

$$\equiv \neg x_1 \Rightarrow \neg x_2, \ \neg x_2 \Rightarrow \neg x_3, \ \neg x_3 \Rightarrow \neg x_1, \ x_4 \Rightarrow \neg x_2$$



Check satisfiability:

If x_i and $\neg x_i$ are at same SCC, unsat else, sat \rightarrow in f_3 case, sat


Derive interpretation:

For each SCC C_1 , set vertices' value to false, (to avoid $true \rightarrow false$ cases), and check the contradictions between SCCs.

$$\rightarrow$$
 in f_3 case,
 $\{x_1, x_2, x_3, x_4\} = \{false, false, false, true\}$



- Theoretical Basis of Exhaustive Test Case Generation
 - Expansion from SAT to SMT problem:



^{*} read(a, i) means to read the i-th element in array a.



- NPP safety software language FBD/LD program
 - FBD is a graphical language used for PLC design that describes the function between input and output variables expressed with a set of elementary blocks.
 - Definition of Function Block (FB)

```
- FB = <Name, IP, OP, BD> 

- f_{FB}\colon I_{FB} \to O_{FB} 

» Name : a name of function block, 


» IP: a set of input ports, I_{FB} = I_1 * \cdots * I_n 


» OP: a set of output ports, O_{FB} = O_o 

» BD: behavioral description of function block.
```




```
- Component_FBD = <FBs, T, I, O>,  - f_{Comp\_FBD} \colon I_{Comp\_FBD} \to O_{Comp\_FBD} \\ \text{ > FBs : a set of FBs,} \\ \text{ > T: A set of transition } (FB_i.OP_m,FB_j.IP_n) \text{ btw FBs} \\ \text{ <math>} \forall (FB_i.OP_m,FB_j.IP_n) \in \mathsf{T} \\ \text{ > I: a set of FB.IP not included in T, } I_{Comp\_FBD} = I_1 * \cdots * I_m \\ \text{ > O: a set of FB.OP not included in T, } O_{Comp\_FBD} = O_1 * \cdots * O_m \\ \text{ }
```





Definition of System FBD (Sys_FBD)


```
- System_FBD = <FBDs, T, I, 0>,  - f_{Sys\_FBD} \colon I_{Sys\_FBD} \to O_{Sys\_FBD} \\ \text{** FBDs: a set of } Component\_FBDs, \\ \text{** T: a set of transition } (FBD_i.O_m, FBD_j.I_n) \text{ btw } Component\_FBDs, \\ \text{$\forall (FBD_i.O_m), FBD_j.I_n) \in T} \\ \text{** I: a set of FBD.I not included in T, } I_{Sys\_FBD} = I_{S1} * \cdots * I_{Sm} \\ \text{** O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not included in T, } O_{Sys\_FBD} = O_{S1} * \cdots * O_{Sn} \\ \text{**} O: a set of FBD.O not inc
```







Translation from FBD into SMT format

- The FBD-to-SMT translation rules are developed based on FBD formal definition.
- The translation starts with generating SMT formulas for all FBs, and continues for component FBD and system FBD.










- Translation of Function Block (FB) to SMT formula
 - Rule 1 : Define the elements of FB (name, I/O ports)
 - Rule 2 : Define the FB operation
 - Rule 3 : Define the FB output ports
 - Rule 4: Return the FB output ports




FBD-to-SMT translation rules for FBs



- Translation of Component FBD (Comp_FBD) to SMT formula
 - Rule 5 : Define the elements of component FBD (name, I/O ports)
 - Rule 6: Define the program flow according to execution order of FBs in Comp_FBD
 - Rule 7: Define the Comp_FBD output ports
 - Rule 8 : Return the Comp_FBD output ports

```
For each Comp\_FBD = \langle FBs, T_{comp}, I, O \rangle
<u>Rule 5.</u> Define Comp\_FBD where v_{ci,i} \in V_{Comp\_FBD-I}, v_{co,j} \in V_{Comp\_FBD-O}:
 def [Name of Comp\_FBD] (EN, v_{ci.1}, ..., v_{ci.n}, ENO, v_{co.1}, ..., v_{co.m}):
Rule 6. Define Comp\_FBD operation and all transition relations (T_{comp}):
 temp_{comn} = [Name of Comp\_FBD] (FB_k. EN, FB_k. IP_1, ..., FB_k. IP_u)
                    FB_k. ENO_iFB_k. OP_1, ..., FB_k. OP_w)
 FB_k.OP_a = If(FB_k.EN, temp_{comp}, FB_k.OP_a)
Rule 7. Define ENO and outputs of Comp_FBD, v_{co,i}:
 ENO= If(EN, True, False)
 v_{co,i} = \text{If}(EN, FB. OP, v_{co,i})
Rule 8. Return ENO and outputs of Comp_FBD, v_{co,i}:
 return ENO, v_{co.1}, ..., v_{co.m}
```





- Translation of System FBD (Sys_FBD) to SMT formula
 - Rule 9 : Define the elements of system FBD (name, I/O ports)
 - Rule 10 : Define the program flow according to execution order in Sys_FBD
 - Rule 11 : Define the Sys_FBD output ports
 - Rule 12: Return the Sys_FBD output ports

```
For each Sys\_FBD = < Comp\_FBDs, T, I, O>,

Rule 9. Define Sys\_FBD where v_{si,i} \in V_{Sys\_FBD-I}, v_{so,j} \in V_{Sys\_FBD-O}:

def [Name of Sys\_FBD](v_{si,1}, ..., v_{si,n}, v_{so,1}, ..., v_{so,m}):

Rule 10. Define Sys\_FBD operation and all transition relations (T_{sys}):

...

temp_{sys} = [Name of Comp\_FBD_k](Comp\_FBD_k.EN, Comp\_FBD_k.I_1, ..., Comp\_FBD_k.I_u, Comp\_FBD_l.ENO, Comp\_FBD_l.O_1, ..., Comp\_FBD_l.O_w)

Comp\_FBD_k.O_q = lf(Comp\_FBD_k.EN, temp_{sys}, Comp\_FBD_k.O_q)

...

Rule 11. Define outputs of Sys\_FBD, v_{so,j}:

...

v_{so,j} = Comp\_FBD_k.O_q

...

Rule 12. Return outputs of Sys\_FBD, v_{so,j}:

return v_{so,1}, ..., v_{so,m}
```


FBD-to-SMT translation rules for system FBD

```
(1)
                                                                         (2)
        _6_HVS-HVS
                                                                                _6_PV_OUT - PV_OUT
     _6_PV_OUT -- pv_nr
                                                                            _6_PTRIP_LOGIC __PTRIP_LOGIC
.6_TSP2PTSP_DIFF __TSP2PTSP_DIFF
                                                                            _6_TRIP_LOGIC TRIP_LOGIC
 _6_PTRIP_LOGIC __PTRIP_LOGIC
                                              PTRIP_LOGIC --- 6_PTRIP_LOGIC
                                                                             AI_AMDL_ERR AI_MOL_ERR
       _6_PTSP___PTSP
                                                                             _6_AI_CH_ERR __AI_CH_ERR
  _6_TRIP_LOGIC ___TRIP_LOGIC
                                                           _6_TRIP_LOGIC
                                                                                A12_ch6_6 A1_OVERRNG_HI
                                                                               _6_RNG_MIN—RNG_MIN
```

```
01
     # Define System FBD
02
      def BP k Trip LogicA(BP k Trip LogicA in):
03
04
         # rung 147
05
         RESET FALLING50 out ENO, ... RESET FALLING50 out TRIP LOGIC =
06
             RESET FALLING (RESET FALLING50 in EN, RESET FALLING50 in HYS, ...
07
                     FALLING50 out ENO, ..., RESET FALLING50 out TRIP LOGIC)
08
          6 TRIP LOGIC 2 = If (RESET FALLING50 out ENO, RESET FALLING50 out
09
             TRIP LOGIC, 6 TRIP LOGIC 1)
10
11
         # rung 148
12
         TRIP DECISION51 in TRIP LOGIC
                                          6 TRIP LOGIC 2
13
14
         TRIP DECISION51 out ENO, ..., TRIP DECISION51 out TRIP,
15
            TRIP DECISION51 out PTR P = TRIP DECISION (TRIP DECISION51 in EN
16
            , TRIP DECISION51 in TRIP LOGIC, ..., TRIP DECISION51 out TRIP)
17
         6 TRIP 2 = And(TRIP DECISION51 out TRIP, Not( 6 OB START STA 1))
18
19
         # Define outputs of Sys FBD
20
             k Trip LogicA out = []
21
              k Trip LogicA out.append( 6 TRIP 2)
22
23
         # Return outputs of Sys FBD
24
         return BP  k Trip LogicA out
```



- Background on SMT Solving Techniques DPLL algorithm
 - DPLL algorithm is a complete, backtracking-based search algorithm for solving the CNF-SAT problem.
 - Complete: guarantees to find a solution if there is any
 - Backtracking: exercise all possible paths to solve SAT/SMT problem.



- Existing SMT solver: CVC4 (Stanford), Yices (SRI), Z3 (Microsoft) [7]
 - Z3 ~ DPLL-(T), a theorem prover for first-order logic about an arbitrary theory T.



SMT Solving Technique – DPLL algorithm (DPLL(F, U))

r

- UP(*F*, *U*); Unit-propagate
- if F contains the empty clause $(F = \bot)$ then return;
- if *F* is empty formula $(F = \top)$, then exit with model of U;
- L ← a literal containing an atom from F;
- $DPLL(F|_L, U \cup \{L\});$
- $DPLL(F|_{\overline{L}}, U \cup {\overline{L}});$

$$F = (\neg p \lor q) \land (\neg p \lor r) \land (q \lor r) \land (\neg q \lor \neg r)$$

$$p \qquad \neg p$$

$$\perp \qquad (q \lor r) \land (\neg q \lor \neg r)$$

$$q \qquad \neg q$$

 $\neg r$

An example of SMT solving using DPLL algorithm

$$F = (\neg p \lor q) \land (\neg p \lor r) \land (q \lor r) \land (\neg q \lor \neg r)$$

$$DP((\neg p \lor q) \land (\neg p \lor r) \land (q \lor r) \land (\neg q \lor \neg r), \emptyset)$$

$$\vdash UP((\neg p \lor q) \land (\neg p \lor r) \land (q \lor r) \land (\neg q \lor \neg r), \emptyset)$$

$$L \leftarrow \neg p$$

$$DP((\neg p \lor q) \land (\neg p \lor r) \land (q \lor r) \land (\neg q \lor \neg r)|_{\neg p}, \{\neg p\})$$

$$DP((q \lor r) \land (\neg q \lor \neg r), \{\neg p\})$$

$$\vdash UP((q \lor r) \land (\neg q \lor \neg r), \{\neg p\})$$

$$L \leftarrow q$$

$$DP((q \lor r) \land (\neg q \lor \neg r)|_{q}, \{\neg p, q\})$$

$$\vdash UP(\neg r, \{\neg p, q\})$$

$$L \leftarrow \neg r$$

$$DP(\top, \{\neg p, q, \neg r\})$$

$$\vdash \text{return model } \{\neg p, q, \neg r\}$$



Z3: DPLL-based SAT + Theory solver (Arithmatic, Array, Bit-vector)

$$\Phi = (x + 1 > 0 \ \lor x + y > 0) \land (x < 0 \lor x + y > 4) \land \neg (x + y > 0)$$

- Invoke DPLL(T) for theory T = LIA (Linear Integer Arithmetic)
 - Map: $\{A \leftrightarrow x + 1 > 0, B \leftrightarrow x + y > 0, C \leftrightarrow x < 0, D \leftrightarrow x + y > 4\}$
 - Invoke SAT solver:
 - Propagate: $B \rightarrow false$, Propagate: $A \rightarrow true$
 - Decide: $C \rightarrow true$

$$\Phi = (\begin{array}{c|cc} A & \vee & B \end{array}) \wedge (\begin{array}{c|cc} C & \vee & D \end{array}) \wedge \neg B$$

- Invoke theory solver for LIA on: $\{A, \neg B, C\} \rightarrow \{x+1>0, \neg(x+y>0), x<0\}$
 - $x + 1 > 0 \land x < 0$ is LIA-unsatisfiable.
 - $\rightarrow (\neg A \lor \neg C)$ is added to list of clauses.



Z3: DPLL-based SAT + Theory solver (Arithmatic, Array, Bit-vector)

$$\Phi = (x + 1 > 0 \ \lor x + y > 0) \land (x < 0 \lor x + y > 4) \land \neg (x + y > 0)$$

- Invoke DPLL(T) for theory T = LIA (Linear Integer Arithmetic)
 - Invoke SAT solver:
 - Backtrack decision on C ($C \rightarrow true$)
 - Propagate $C \rightarrow false$
 - Propagate $D \rightarrow true$

$$\Phi = (\begin{array}{c|cccc} A & \vee & B \end{array}) \wedge (\begin{array}{c|cccc} C & \vee & D \end{array}) \wedge \neg B \wedge (\begin{array}{c|cccc} \neg A & \vee & \neg C \end{array})$$

- Invoke LIA on: $\{A, \neg B, \neg C, D\} \rightarrow \{x + 1 > 0, \neg (x + y > 0), x < 0, x + y > 4\}$
 - $\neg (x + y > 0) \land x + y > 4$ is LIA-unsatisfiable.
 - $\rightarrow (B \lor \neg D)$ is added to list of clauses.


$$\Phi = (\begin{array}{cccc} A & \vee & B \end{array}) \wedge (\begin{array}{cccc} C & \vee & D \end{array}) \wedge \neg B \wedge (\neg A \vee \neg C) \wedge (B \vee \neg D)$$

No decisions to backtrack → The formula is LIA-unsatisfiable.

Appendix IX.



- Single Test Case Generation for NPP Safety Software
 - Algorithm for a single test case generation of an example FBD program



An example FBD program

STEP 1: Define problem set

- 1-1) Declaration of the FBD variables (line 6~20)
- 1-2) Declaration of FBD program logic (line 22~39)

STEP 2: Define test requirement

2-1) Assertion of test requirement (line 41~42):

STEP 3: Solve test requirement

- 3-1) Check satisfiability given constaint (line 45):
- 3-2) Find a model for FBD program (line 46):


```
# -- Environment setting -- #
from z3 import *
from pset func import *
s = Solver()
# -- Define input variable -- #
PV OUT = Int('PV OUT')
TSP = Int('TSP R')
TRIP LOGIC = Bool ('TRIP LOGIC')
# -- Define output variable -- #
TRIP LOGIC1 = Bool ('TRIP LOGIC1')
# -- Define constant variable -- #
# -- Define input/internal variables possible range
s.add(PV OUT <= 17800) #Maximum range of process variable (count) = 17800
s.add(PV_OUT >= 17780) #Minimum range of process variable (count) = 17780
s.add(TSP <= 17790) #Maximum range of trip setpoint (count) = 17790
s.add(TSP >= 999) #Minimum range of trip setpoint (count) = 999
s.add(TRIP LOGIC == False) #initially trip signal is off.
# Definition of FBD program logic
  tbool = False
ENO 1 RESET FALLING = False
OUT 1 RESET FALLING = False
ENO_2_RESET_FALLING = False
OUT 2 RESET FALLING = 0
ENO 3 RESET FALLING = False
OUT 3 RESET FALLING = False
ENO 4 RESET FALLING = False
OUT 4 RESET FALLING = 0
ENO_1_RESET_FALLING, OUT_1_RESET_FALLING = LE_REAL(True, PV_OUT, TSP,
ENO 1 RESET FALLING, OUT 1 RESET FALLING)
 tbool = If (True, And (OUT | RESET FALLING, Not (TRIP LOGIC)), tbool)
ENO_2_RESET_FALLING, OUT_2_RESET_FALLING = WORD_TO_REAL(True, HYS,
ENO 2 RESET FALLING, OUT 2 RESET FALLING)
ENO 3 RESET FALLING, OUT 3 RESET FALLING = MOVE BOOL (_tbool, True,
ENO 3 RESET FALLING, OUT 3 RESET FALLING)
TRIP_LOGIC1 = If (__tbool, OUT__3_RESET_FALLING, TRIP_LOGIC)
ENO 4 RESET FALLING, OUT 4 RESET FALLING = ADD2 REAL ( tbool, TSP, OUT 2 RESET FALLING, ENO 4 RESET FALLING, OUT 4 RESET FALLING)
TSP1 = If( tbool, OUT 4 RESET FALLING, TSP)
# -- Define test requirement
s.add(TRIP LOGIC1 == True)
# -- check satisfiability & return a solution for the model
print '* satisfiability of model (sat/un-sat): %s' %s.check()
                                                Windows (CR LF) UTF-8
```

Z3 input file for one test case generation of FBD program

Appendix IX.



- Single Test Case Generation for NPP Safety Software
 - Execution of a single test case generation algorithm for example FBD program



Screenshot of single test case generation algorithm execution

Z3 input file for single test case generation of FBD program

Appendix X.




- Exhaustive Test Case Generation for NPP Safety Software
 - To derive all interpretations (solutions) to FBD program, at each iteration, the algorithm:
 - 1) Derives the model from satisfiability check
 - 2) Saves the model as a single test case
 - 3) Adds a new constraint that negates the last found interpretation to the test requirement at each iteration.
 - 4) If the formula is unsatisfiable, return the derived model as exhaustive test cases.
 - Unsatisfiable means there exist no interpretation (solution) that evaluates a given formula to true under given constraints.


```
s = solver()
               Program.Output = Program Func(Program.Inputs)
               s.add('TR')
                                           # asserts
               while True
                   if s.check() == sat
                                           # The method check solves the asserted constraints,
                                           # and returns sat when it finds a solution for the
                                           # set of asserted constraints.
                                           # The method model calls the interpretation (solu-
                       m = s.model()
                                           # tion) that makes each asserted constraint true.
           10
                       for d in m:
           11
                           file.write('%s %s' %(d(),m[d])) # TestSet ← TestSet U TestCase;
           13
3)
                           s.add(Or(d()!=m[d])) # add the last found interpretation as a
           14
                                                     # new constraint into the model.
           15
                                                    \# TR_i = TR_{i-1} \cup \{TR \text{ satisfied by TestCase}_i\}
           16
                                           # The method check returns unsat if no more
           17
                   else
                                          # solution exists for the model (i.e. the system
           18
                                          # of constraints have no solution).
            20
                       break
           21
                   end if
           22
                   return TestSet
                                           # return TestSet when model is unsat.
               end while
```

Appendix XI.



Example of Exhaustive Test Case Generation for Simple FBD Program






Execution result of exhaustive test case generation algorithm for an example PLC program

Appendix XI.



Example of Exhaustive Test Case Generation for Simple FBD Program



```
6 TRIP LOGIC
                              6 TSP
                                    17790
                                               6 PV OUT
                                                          17786
                    False
    6 TRIP LOGIC
                              6 TSP
                                     17788
                                               6 PV OUT
                                                          17787
                    False
     6 TRIP LOGIC
                              6 TSP
                                     17788
                                               6 PV OUT
                                                          17786
                    False
    6 TRIP LOGIC
                    False
                              6 TSP
                                     17788
                                               6 PV OUT
                                                          17784
     6 TRIP LOGIC
                    False
                              6 TSP
                                     17788
                                               6 PV OUT
                                                          17783
                                     17788
                                               6 PV OUT
     6 TRIP LOGIC
                    False
                              6 TSP
                                                          17782
     6 TRIP LOGIC
                              6 TSP
                                     17788
                                               6 PV OUT
                                                          17780
     6 TRIP LOGIC
                    False
                              6 TSP
                                     17788
                                               6 PV OUT
                                                          17781
                                     17785
                                               6 PV OUT
     6 TRIP LOGIC
                    False
                              6 TSP
                                                          17780
                                               6 PV OUT
     6 TRIP LOGIC
                    False
                              6 TSP
                                     17786
                                                          17780
     6 TRIP LOGIC
                    False
                              6 TSP
                                     17787
                                               6 PV OUT
                                                          17780
     6 TRIP LOGIC
                    False
                              6 TSP
                                     17785
                                               6 PV OUT
                                                          17781
     6 TRIP LOGIC
                    False
                              6 TSP
                                     17785
                                               6 PV OUT
                                                          17782
     6 TRIP LOGIC
                    False
                              6 TSP
                                     17785
                                               6 PV OUT
                                                          17783
     6 TRIP LOGIC
                    False
                              6 TSP
                                     17786
                                               6 PV OUT
                                                          17781
     6 TRIP LOGIC
                    False
                              6 TSP
                                     17787
                                               6 PV OUT
                                                          17781
                              6 TSP
     6 TRIP LOGIC
                    False
                                     17789
                                               6 PV OUT
                                                          17781
    6 TRIP LOGIC
                    False
                              6 TSP
                                     17790
                                               6 PV OUT
                                                          17781
     6 TRIP LOGIC
                                     17786
                                               6 PV OUT
                                                          17782
                    False
                              6 TSP
                              6 TSP
     6 TRIP LOGIC
                    False
                                     17786
                                               6 PV OUT
                                                          17783
                                     17787
                                               6 PV OUT
     6 TRIP LOGIC
                    False
                              6 TSP
                                                          17782
     6 TRIP LOGIC
                    False
                              6 TSP
                                     17787
                                               6 PV OUT
                                                          17783
                                               6 PV OUT
    6 TRIP LOGIC
                    False
                              6 TSP
                                     17790
                                                          17783
                                               6 PV OUT
     6 TRIP LOGIC
                    False
                              6 TSP
                                     17789
                                                          17783
     6 TRIP LOGIC
                              6 TSP
                                     17790
                                               6 PV OUT
                    False
                                                          17782
                                               6 PV OUT
     6 TRIP LOGIC
                              6 TSP
                                     17790
                                                          17780
     6 TRIP LOGIC
                    False
                              6 TSP
                                     17789
                                               6 PV OUT
                                                          17780
    6 TRIP LOGIC
                    False
                              6 TSP
                                     17786
                                               6 PV OUT
                                                          17784
                                               6 PV OUT
     6 TRIP LOGIC
                    False
                              6 TSP
                                     17787
                                                          17784
     6 TRIP LOGIC
                              6 TSP 17790
                                               6 PV OUT
                                                          17784
                    False
66
     6 TRIP LOGIC
                    False
                              6 TSP 17789
                                              6 PV OUT
                                                          17784
```

Generated Exhaustive Test Cases (TestSet)

Execution result of exhaustive test case generation algorithm for an example PLC program