



SSE*Plus* Project Overview

March 18, 2008


http://sseplus.sourceforge.net


Streaming SIMD Extensions (SSE)



Hardware instructions that operate on vector registers Single instruction modifies register values in parallel

- •8 registers on 32 bit systems
- •16 registers on 64 bit systems
- •8 different SSE instruction sets
- Mixed support in hardware
- Accessible in most compilers through intrinsics (C function interface)






SIMD challenges



The 8 revisions of SSE (SSEn) have **471** instructions Developers must diligently check CPUID


Developers write different functions for different SSE revisions SSE*n* still has "missing instructions" (eg. 32bit integer divide)



SSEn Application Development




SSE*n* requires disparate code paths



SSEPlus Application Development



SSE*Plus* enables **unified** code paths



SSEPlus



Open Source library (Apache 2.0)

Native and emulated SSEn operations

New SIMD functions

C/C++ API similar to SSEn compiler intrinsics

```
__m128 _mm_hadd_ps( __m128 a, __m128 b )
// a and b are vectors of 4 floats
// Returns (b[3]+b[2],b[1]+b[0],...,a[1]+a[0])
```

Implementations optimized for multiple instruction sets

```
__m128 ssp_hadd_ps_SSE2( __m128 a, __m128 b )
// Optimized for SSE2

__m128 ssp_hadd_ps_SSE3( __m128 a, __m128 b )
// Optimized for SSE3
```

SSEPlus – Instruction Set Management



Developers can call targeted (*_SSEn) functions

```
void fn()
...
c = ssp_hadd_ps_SSE2( a, b )
d = ssp_mul_ps_SSE2 ( c, a )
...
```

Or combine generic functions with an architecture map file

```
#include "SSEPlus_MAP_AMD_F10h.h"

void fn()

...

c = ssp_hadd_ps( a, b )

d = ssp_mul_ps ( c, a )
...
```

SSEPlus – New SIMD functions



Growing set of SIMD functions:

```
__m128i ssp_logical_bitwise_choose ( __m128i a,
                                             <u>__m128i</u> b,
                                              m128i mask )
// for( bit=0..127 )
// return_value[bit] = mask[bit] ? a[bit] : b[bit]
__m128 ssp_arithmetic_hadd4_dup_ps ( __m128 a )
// return_value[0...3] = a[0]+a[1]+a[2]+a[3]
<u>__m128</u> ssp_math_ln_a11
                                         (\underline{\phantom{m}}128 \text{ src})
// return ln(src) with 11 bits of accuracy
void ssp_convert_3c_to_3p_8bit
                                         ( ___m128i *rgb1,
                                            __m128i *rgb2,
                                              _m128i *rgb3 )
//in: rgb{1,2,3} contain 16 RGB pixels
//out: rgb1=16 R values, rgb2=16 G values, rgb3=16 B values
```

SSEPlus Benefits



Develop with new instructions before hardware is available

Optimize once for target hardware, other platforms are easy

Ensure generated code conforms to target hardware

Stop worrying about instruction sets . Use instructions that match your algorithm

Open source: If a function is missing -> add it


Feedback loop: High value added functions may become hardware instructions



SSEPlus

New SIMD Functions

Arithmetic



- Fixed Accuracy
 - Logical
 - Pack / Unpack
 - Trigonometry
 - More

SSE Functions

- Simplified optimization
- Multi instruction compatibility

Open Source

 Immediate access to latest code



Trademark Attribution

AMD, the AMD Arrow logo and combinations thereof are trademarks of Advanced Micro Devices, Inc. in the United States and/or other jurisdictions. Other names used in this presentation are for identification purposes only and may be trademarks of their respective owners.

©2006 Advanced Micro Devices, Inc. All rights reserved.