

# Operating System: Translation Lookaside Buffers

---

Sang Ho Choi ([shchoi@kw.ac.kr](mailto:shchoi@kw.ac.kr))  
School of Computer & Information Engineering  
KwangWoon University


# Temporal Overhead of Paging

- Address translation is **too slow**
  - A simple linear page table doubles the cost of memory lookups
    - One for the page table, another to fetch the data or instruction
  - Multi-level page tables increase the cost further (discussed later)
- Goal: make address translation fast
  - Make fetching from a virtual address about as efficient as fetching from a physical address

pagetable  
읽고 P.A에  
점근 하나까지.


# TLB (Translation Lookaside Buffer)

- Part of the chip's memory-management unit (MMU)
- A hardware cache of popular virtual-to-physical address translation *자주 접근하는 주소들을 캐시처럼 저장.*



# TLB (Cont.)

- Address translation with TLB



# TLB Basic Algorithms

```
1: VPN = (VirtualAddress & VPN_MASK) >> SHIFT
2: (Success, TlbEntry) = TLB_Lookup(VPN)
3: if (Success == True) { // TLB Hit
4:     if (CanAccess(TlbEntry.ProtectBit) == True) {
5:         offset = VirtualAddress & OFFSET_MASK
6:         PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
7:         AccessMemory(PhysAddr)
8:     } else
9:         RaiseException(PROTECTION_ERROR)
```

Handwritten notes in blue:

- VPN만 추출 (Extract only VPN)
- TLB 모고 (Check TLB)
- 권한 있으면 (If permission is granted)
- 오프셋 추출하고 (Extract offset and)
- PFN 쉬프트한거랑 (Shifted PFN and)
- 오프셋 (offset)
- OR연산 (OR operation)
- 검증. (Verification.)
- 권한이러 (Permission error)

- (1 lines) extract the virtual page number (VPN)
- (2 lines) check if the TLB holds the translation for this VPN
- (5-8 lines) extract the page frame number from the relevant TLB entry, and form the desired physical address and access memory

# TLB Basic Algorithms (Cont.)

```
11: else //TLB Miss
```

```
12:         PTEAddr = PTBR + (VPN * sizeof(PTE))
```

```
13:         PTE = AccessMemory(PTEAddr)
```

```
14:         (...)
```

```
15:
```

```
16:         TLB_Insert( VPN , PTE.PFN , PTE.ProtectBits)
```

```
17:         RetryInstruction()
```

```
18:     }
```

```
19: }
```

page table Base Register (P.T의 시작주소)

page table entry

사용했기 때문에  
TLB에 업데이트.

- (11-12 lines) The hardware accesses the page table to find the translation
- (16 lines) updates the TLB with the translation

# Example: Accessing An Array

- How a TLB can improve its performance

	OFFSET				
	00	04	08	12	16
VPN = 00					
VPN = 01					
VPN = 03					
VPN = 04					
VPN = 05					
VPN = 06		a[0]	a[1]	a[2]	
VPN = 07	a[3]	a[4]	a[5]	a[6]	
VPN = 08	a[7]	a[8]	a[9]		
VPN = 09					
VPN = 10					
VPN = 11					
VPN = 12					
VPN = 13					
VPN = 14					
VPN = 15					

```
0:      int sum = 0 ;
1:      for( i=0; i<10; i++) {
2:                  sum+=a[i];
3:      }
```


The TLB improves performance  
due to **spatial locality**

3 misses and 7 hits  
Thus **TLB hit rate** is 70%

# Locality

- Temporal Locality


- An instruction or data item that has been recently accessed will likely be re-accessed soon in the future



Virtual Memory

- Spatial Locality

- If a program accesses memory at address  $x$ , it will likely soon access memory near  $x$



Virtual Memory




# TLB Performance

- Effective Access Time with TLB
  - TLB lookup time:  $\varepsilon$
  - Memory access time: 1
  - Hit ratio:  $\alpha$ 
    - Percentage that is found in TLB
  - Effective Access Time
    - =  $\alpha \times \text{Hit memory time} + (1-\alpha) \times \text{miss memory time}$
    - =  $\alpha (1 + \varepsilon) + (1 - \alpha)(2 + \varepsilon) = 2 + \varepsilon - \alpha$


# TLB entry

- TLB is managed by Full Associative method
  - A typical TLB might have 32,64, or 128 entries
  - Hardware search the entire TLB in parallel to find the desired translation
  - other bits: valid bits , protection bits, address-space identifier, dirty bit




Typical TLB entry look like this

# TLB Issue: Context Switching




# TLB Issue: Context Switching




# TLB Issue: Context Switching

Process A



Virtual Memory

Process B



Virtual Memory

TLB Table



VPN	PFN	valid	prot
10	100	1	rwX
-	-	-	-
10	170	1	rwX
-	-	-	-

Can't **Distinguish** which entry is meant for which process

Flush TLB on each context switch → Cost is high

# To Solve Problem

- Provide an address space identifier (ASID) field in the TLB



TLB Table

VPN	PFN	valid	prot	ASID
10	100	1	rwX	1
-	-	-	-	-
10	170	1	rwX	2
-	-	-	-	-

# Another Case


- Two processes **share a page**
  - Process 1 is sharing physical page 101 with Process2
  - P1 maps this page into the 10<sup>th</sup> page of its address space
  - P2 maps this page to the 50<sup>th</sup> page of its address space

VPN	PFN	valid	prot	ASID
10	101	1	rwX	1
-	-	-	-	-
50	101	1	rwX	2
-	-	-	-	-

Sharing of pages is **useful** as it reduces the number of physical pages in use

# TLB Replacement Policy

- LRU (Least Recently Used)
  - Evict an entry that has not recently been used
  - Take advantage of *locality* in the memory-reference stream




Total 11 TLB miss





All 64 bits of this TLB entry (example of MIPS R4000)



Flag	Content
19-bit VPN	The rest reserved for the kernel.
24-bit PFN	Systems can support with up to 64GB of main memory( $2^{24} * 4KB$ pages ).
Global bit(G)	Used for pages that are globally-shared among processes.
ASID	OS can use to distinguish between address spaces.
Coherence bit(C)	determine how a page is cached by the hardware.
Dirty bit(D)	marking when the page has been written.
Valid bit(V)	tells the hardware if there is a valid translation present in the entry.