GigaDevice Semiconductor Inc.

GD32F470xx Arm[®] Cortex[®]-M4 32-bit MCU

Datasheet

Revision 1.9

(Apr. 2024)




Table of Contents

Tá	able of	Contents	1
Li	ist of Fi	gures	4
Li	ist of Ta	ables	5
1.	Gene	eral description	7
2.	Devi	ce overview	8
	2.1.	Device information	8
	2.2.	Block diagram1	
	2.3.	Pinouts and pin assignment	
		-	
	2.4.	Memory map1	
	2.5.	Clock tree1	7
	2.6.	Pin definitions1	
	2.6.1.	GD32F470lx BGA176 pin definitions	
	2.6.2.	GD32F470Zx LQFP144 pin definitions	
	2.6.3.	GD32F470Vx BGA100 pin definitions	
	2.6.4.	GD32F470Vx LQFP100 pin definitions	
	2.6.5.	GD32F470xx pin alternate functions	52
3.	Func	tional description6	1
	3.1.	Arm® Cortex®-M4 core6	3 1
	3.2.	On-chip memory6	3 1
	3.3.	Clock, reset and supply management	32
	3.4.	Boot modes	3
	3.5.	Power saving modes	3
	3.6.	Analog to digital converter (ADC)	3
	3.7.	Digital to analog converter (DAC)	34
	3.8.	DMA6	34
	3.9.	General-purpose inputs/outputs (GPIOs)	35
	3.10.	Timers and PWM generation	35
	3.11.	Real time clock (RTC) and backup registers	6
	3.12.	Inter-integrated circuit (I2C)6	37
	3.13.	Serial peripheral interface (SPI)6	3 7
	3.14.	Universal synchronous/asynchronous receiver transmitter (USART/UART) 6	3 7



3.15	i. Inter-IC sound (I2S)	68
3.16	5. Universal serial bus full-speed interface (USBFS)	68
3.17	Z. Universal serial bus high-speed interface (USBHS)	68
3.18	3. Controller area network (CAN)	69
3.19). Ethernet (ENET)	69
3.20). External memory controller (EXMC)	69
3.21	. Secure digital input and output card interface (SDIO)	70
3.22	TFT LCD interface (TLI)	70
3.23	B. Image processing accelerator (IPA)	70
3.24	Digital camera interface (DCI)	71
3.25	5. Debug mode	71
3.26	S. Package and operation temperature	71
4. E	lectrical characteristics	72
4.1.	Absolute maximum ratings	72
4.2.	Recommended DC characteristics	72
4.3.	Power consumption	74
4.4.	EMC characteristics	80
4.5.	Power supply supervisor characteristics	81
4.6.	Electrical sensitivity	83
4.7.	External clock characteristics	83
4.8.	Internal clock characteristics	86
4.9.	PLL characteristics	87
4.10	Memory characteristics	89
4.11	NRST pin characteristics	89
4.12	C. GPIO characteristics	90
4.13	B. ADC characteristics	93
4.14	. Temperature sensor characteristics	94
4.15	DAC characteristics	94
4.16	S. I2C characteristics	95
4.17	Z. SPI characteristics	97
4.18	3. I2S characteristics	99
4.19). USART characteristics1	01





	3502. 1	1 OM Balachiool					
4.20.	SDIO characteristics	101					
4.21.	CAN characteristics	101					
4.22.	USBFS characteristics	102					
4.23.	USBHS characteristics	103					
4.24.	Ethernet (ENET) characteristics	103					
4.25.	EXMC characteristics	104					
4.26.	TIMER characteristics	108					
4.27.	DCI characteristics	108					
4.28.	WDGT characteristics	109					
4.29.	Parameter conditions	109					
5. Pack	age information	110					
5.1.	BGA176 package outline dimensions	110					
5.2.	LQFP144 package outline dimensions	112					
5.3.	BGA100 package outline dimensions	114					
5.4.	LQFP100 package outline dimensions	116					
5.5.	Thermal characteristics	118					
6. Orde	6. Ordering information120						
7. Revi	7. Revision history121						



List of Figures

Figure 2-1. GD32F470xx block diagram	10
Figure 2-2. GD32F470lx BGA176 pinouts	11
Figure 2-3. GD32F470Zx LQFP144 pinouts	12
Figure 2-4. GD32F470Vx BGA100 pinouts	13
Figure 2-5. GD32F470Vx LQFP100 pinouts	13
Figure 2-6. GD32F470xx clock tree	17
Figure 4-1. Recommended power supply decoupling capacitors (1)(2)	73
Figure 4-2. Typical supply current consumption in Run mode	80
Figure 4-3. Typical supply current consumption in Sleep mode	80
Figure 4-4. Recommended PDR_ON pin circuit	
Figure 4-5. Recommended external NRST pin circuit ⁽¹⁾	
Figure 4-6. I2C bus timing diagram	96
Figure 4-7. SPI timing diagram - master mode	97
Figure 4-8. SPI timing diagram - slave mode	98
Figure 4-9. I2S timing diagram - master mode	100
Figure 4-10. I2S timing diagram - slave mode	100
Figure 4-11. USBFS timings: definition of data signal rise and fall time	102
Figure 4-12. Ethernet SMI timing diagram	104
Figure 5-1. BGA176 package outline	110
Figure 5-2. BGA176 recommended footprint	111
Figure 5-3. LQFP144 package outline	112
Figure 5-4. LQFP144 recommended footprint	
Figure 5-5. BGA100 package outline	114
Figure 5-6. BGA100 recommended footprint	
Figure 5-7. LQFP100 package outline	116
Figure 5-8. LQFP100 recommended footprint	117



List of Tables

Table 2-1. GD32F470xx devices features and peripheral list	8
Table 2-2. GD32F470xx memory map	. 14
Table 2-3. GD32F470lx BGA176 pin definitions	. 18
Table 2-4. GD32F470Zx LQFP144 pin definitions	. 29
Table 2-5. GD32F470Vx BGA100 pin definitions	. 38
Table 2-6. GD32F470Vx LQFP100 pin definitions	. 45
Table 2-7. Port A alternate functions summary	. 52
Table 2-8. Port B alternate functions summary	. 53
Table 2-9. Port C alternate functions summary	. 54
Table 2-10. Port D alternate functions summary	. 55
Table 2-11. Port E alternate functions summary	. 56
Table 2-12. Port F alternate functions summary	. 57
Table 2-13. Port G alternate functions summary	. 58
Table 2-14. Port H alternate functions summary	. 59
Table 2-15. Port I alternate functions summary	. 60
Table 4-1. Absolute maximum ratings ⁽¹⁾⁽⁴⁾	. 72
Table 4-2. DC operating conditions	. 72
Table 4-3. Clock frequency ⁽¹⁾	
Table 4-4. Operating conditions at Power up / Power down ⁽¹⁾	
Table 4-5. Start-up timings of Operating conditions ⁽¹⁾⁽²⁾⁽³⁾	
Table 4-6. Power saving mode wakeup timings characteristics ⁽¹⁾⁽²⁾	
Table 4-7. Power consumption characteristics ⁽²⁾⁽³⁾⁽⁴⁾⁽⁵⁾⁽⁶⁾	
Table 4-8. EMS characteristics ⁽¹⁾	
Table 4-9. EMI characteristics ⁽¹⁾	
Table 4-10. Power supply supervisor characteristics	. 81
Table 4-11. ESD characteristics ⁽¹⁾	
Table 4-12. Static latch-up characteristics ⁽¹⁾	. 83
Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics	. 83
Table 4-14. High speed external clock characteristics (HXTAL in bypass mode)	. 84
Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics.	. 85
Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)	. 85
Table 4-17. High speed internal clock (IRC16M) characteristics	
Table 4-18. High speed internal clock (IRC48M) characteristics	
Table 4-19. Low speed internal clock (IRC32K) characteristics	
Table 4-20. PLL characteristics	
Table 4-21. PLLI2S characteristics	
Table 4-22. PLLSAI characteristics	
Table 4-23. PLL spread spectrum clock generation (SSCG) characteristics	
Table 4-24. Flash memory characteristics ⁽¹⁾	
Table 4-25. NRST pin characteristics	. 89





Table 4-26. I/O port DC characteristics(1)(3)	90
Table 4-27. I/O port AC characteristics(1)(2)(4)	92
Table 4-28. ADC characteristics	93
Table 4-29. ADC RAIN max for f _{ADC} = 40 MHz ⁽²⁾	93
Table 4-30. ADC dynamic accuracy at f _{ADC} = 40 MHz ⁽¹⁾	94
Table 4-31. ADC static accuracy at f _{ADC} = 40 MHz ⁽¹⁾	94
Table 4-32. Temperature sensor characteristics ⁽¹⁾	94
Table 4-33. DAC characteristics	94
Table 4-34. I2C characteristics ⁽¹⁾⁽²⁾	95
Table 4-35. Standard SPI characteristics ⁽¹⁾	97
Table 4-36. I2S characteristics ⁽¹⁾⁽²⁾	99
Table 4-37. USART characteristics ⁽¹⁾	101
Table 4-38. SDIO characteristics ⁽¹⁾⁽²⁾	101
Table 4-39. USBFS start up time	102
Table 4-40. USBFS DC electrical characteristics	102
Table 4-41. USBFS full speed-electrical characteristics ⁽¹⁾	102
Table 4-42. USBHS clock timing parameters ⁽¹⁾	103
Table 4-43. USB-ULPI Dynammic characteristics	103
Table 4-44. Dynamics characteristics: Ethernet MAC signals for SMI ⁽¹⁾	103
Table 4-45. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings ⁽¹⁾⁽²⁾⁽³⁾	
Table 4-46. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings(1)(2)(3)	105
Table 4-47. Asynchronous multiplexed PSRAM/NOR read timings(1)(2)(3)	105
Table 4-48. Asynchronous multiplexed PSRAM/NOR write timings ⁽¹⁾⁽²⁾⁽³⁾	105
Table 4-49. Synchronous multiplexed PSRAM/NOR read timings ⁽¹⁾⁽²⁾⁽³⁾	106
Table 4-50. Synchronous multiplexed PSRAM write timings ⁽¹⁾⁽²⁾⁽³⁾	106
Table 4-51. Synchronous non-multiplexed PSRAM/NOR read timings(1)(2)(3)	107
Table 4-52. Synchronous non-multiplexed PSRAM write timings ⁽¹⁾⁽²⁾⁽³⁾	107
Table 4-53. TIMER characteristics ⁽¹⁾	108
Table 4-54. DCI characteristics ⁽¹⁾	108
Table 4-55. FWDGT min/max timeout period at 32 kHz (IRC32K) ⁽¹⁾	109
Table 4-56. WWDGT min-max timeout value at 60 MHz (f _{PCLK1}) ⁽¹⁾	109
Table 5-1. BGA176 package dimensions	110
Table 5-2. LQFP144 package dimensions	112
Table 5-3. BGA100 package dimensions	114
Table 5-4. LQFP100 package dimensions	116
Table 5-5. Package thermal characteristics ⁽¹⁾	118
Table 6-1. Part ordering code for GD32F470xx devices	120
Table 7-1. Revision history	



1. General description

The GD32F470xx device belongs to the stretch performance line of GD32 MCU family. It is a new 32-bit general-purpose microcontroller based on the Arm® Cortex®-M4 RISC core with best cost-performance ratio in terms of enhanced processing capacity, reduced power consumption and peripheral set. The Cortex®-M4 core features a Floating Point Unit (FPU) that accelerates single precision floating point math operations and supports all Arm® single precision instructions and data types. It implements a full set of DSP instructions to address digital signal control markets that demand an efficient, easy-to-use blend of control and signal processing capabilities. It also provides a Memory Protection Unit (MPU) and powerful trace technology for enhanced application security and advanced debug support.

The GD32F470xx device incorporates the Arm® Cortex®-M4 32-bit processor core operating at 240 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 3072 KB on-chip Flash memory and 768 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer up to three 12-bit 2.6 MSPS ADCs, two 12-bit DACs, up to eight general 16-bit timers, two 16-bit PWM advanced timers, two 32-bit general timers, and two 16-bit basic timers, as well as standard and advanced communication interfaces: up to six SPIs, three I2Cs, four USARTs and four UARTs, two I2Ss, two CANs, a SDIO, USBFS and USBHS, and an ENET. Additional peripherals as Digital camera interface (DCI), EXMC interface with SDRAM extension support, TFT-LCD Interface (TLI) and Image Processing Accelerator (IPA) are included.

The device operates from a 2.6 to 3.6V power supply and available in -40 to +85 °C temperature range for grade 6 devices, and -40 to 105 °C temperature range for grade 7 devices. Three power saving modes provide the flexibility for maximum optimization of power consumption, an especially important consideration in low power applications.

The above features make GD32F470xx devices suitable for a wide range of interconnection and advanced applications, especially in areas such as industrial control, consumer and handheld equipment, embedded modules, human machine interface, security and alarm systems, graphic display, automotive navigation, drone, IoT and so on.






2. Device overview

2.1. Device information

Table 2-1. GD32F470xx devices features and peripheral list

Part Number							es an	•	•						
		VE	VG	VI	VK	VG	VI	VK	ZE	ZG	ZI	ZK	IG	II	IK
	Code area (KB)	512	768	512	1024	768	512	1024	512	768	512	1024	768	512	1024
Flash	Data area (KB)	0	256	1536	2048	256	1536	2048	0	256	1536	2048	256	1536	2048
	Total (KB)	512	1024	2048	3072	1024	2048	3072	512	1024	2048	3072	1024	2048	3072
SR	AM (KB)	256	512	768	256	512	768	256	256	512	768	256	512	768	256
	General timer(16 -bit)	8 (2-3,8-13)	8 (2-3,8-13)	8 (2-3,8-13)	8 (2-3,8-13)	8 (2-3,8-13)	8 (2-3,8-13)	8 (2-3,8-13)	8 (2-3,8-13)	8 (2-3,8-13)	8 (2-3,8-13)	8 (2-3,8-13)	8 (2-3,8-13)	8 (2-3,8-13)	8 (2-3,8-13)
	General timer(32 -bit)	2	2	2	2	2	2	2	2	2	2	2	2	2	2
Timers	Advanc ed timer(16 -bit)	2	2	2	2	2	2	2	2	2	2	2	2	2	2
	Basic timer(16 -bit)	2 (5,6)	2 (5,6)	2 (5,6)	2 (5,6)	2 (5,6)	2 (5,6)	2 (5,6)	2	2 (5,6)	2 (5,6)	2 (5,6)	2 (5,6)	2	2 (5,6)
	SysTick	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Watchd og	2	2	2	2	2	2	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	USART	4	4	4	4	4	4	4	4	4	4	4	4	4	4
ity	UART	4	4	4	4	4	4	4	4	4	4	4	4	4	4
ectiv	I2C	3	3	3	3	3	3	3	3	3	3	3	3	3	3
Connectivity	SPI/I2S	5/2	5/2	5/2	5/2	5/2	5/2	5/2	6/2	6/2	6/2	6/2	6/2	6/2	6/2
	SDIO	1	1	1	1	1	1	1	1	1	1	1	1	1	1





	Part														
N	Number	VE	VG	VI	VK	VG	VI	VK	ZE	ZG	ZI	ZK	IG	=	IK
	CAN	2	2	2	2	2	2	2	2	2	2	2	2	2	2
	USB	FS+	FS+	FS+	FS+	FS+H	FS+H	FS+H	FS+						
	036	HS	HS	HS	HS	S	S	S	HS						
	ENET	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	TLI	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	DCI	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	GPIO	82	82	82	82	82	82	82	114	114	114	114	140	140	140
EX	(MC/SDR AM	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/1	1/1	1/1	1/1	1/1	1/1	1/1
AI	DC(CHs)	3(16)	3(16)	3(16)	3(16)	3(16)	3(16)	3(16)	3(24)	3(24)	3(24)	3(24)	3(24)	3(24)	3(24)
	DAC	2	2	2	2	2	2	2	2	2	2	2	2	2	2
P	Package		LQFI	P100		Е	GA10	0		LQFI	P144		Е	GA17	6



2.2. Block diagram

Powered By LDO (1.2V) Flash Memory TPIU SW/JTAG FMC Powered By VDDA ARM Cortex-M4 AHB DAC Processor TCMSRAM Fmax: 240MHz Interconnect SRAM0 LVD PLLs SRAM1 DMA0 Matrix SRAM2 IRC16M IRC32K (Fmax=240MHz) DMA1 ADDSRAM slave FXMC slave ENET BKPSRAM CRC GPIO RCU TLI AHB1 Peripherals USBHS TRNG DCI USBFS slave IPA AHB2 Peripherals AHB Interconnect Matrix (Fmax=240MHz) SYSCFG СТС DAC APB2 EXTI TIMER10 IREF CAN1 SDIO TIMER9 TIMER13 CAN0 (Fmax=120MHz) TIMER8 TIMER12 UART7 TIMER7 TIMER11 UART6 TIMER0 TIMER6 UART4 USART5 TIMER5 UART3 ADC0~2 USART0 TIMER4 USART2 APB1 TIMER3 USART1 TIMER2 I2C2 (Fmax=60MHz) I2C1 TIMER1 WWDGT 12C0 POR/ PDR I2S2_add SPI2/I2S2 ADC SPI1/I2S1 LDO FWDGT I2S1_add PMU HXTAL

LXTAL

Figure 2-1. GD32F470xx block diagram



2.3. Pinouts and pin assignment

Figure 2-2. GD32F470Ix BGA176 pinouts






Figure 2-3. GD32F470Zx LQFP144 pinouts






Figure 2-4. GD32F470Vx BGA100 pinouts





Figure 2-5. GD32F470Vx LQFP100 pinouts






2.4. Memory map


Table 2-2. GD32F470xx memory map

Pre-defined Regions	Bus	Address	Peripherals
		0xC000 0000 - 0xDFFF FFFF	EXMC - SDRAM
External		0xA000 1000 - 0xBFFF FFFF	Reserved
Device	ALID	0xA000 0000 - 0xA000 0FFF	EXMC - SWREG
-	AHB	0x9000 0000 - 0x9FFF FFFF	EXMC - PC CARD
External		0x7000 0000 - 0x8FFF FFFF	EXMC - NAND
RAM		0x6000 0000 - 0x6FFF FFFF	EXMC - NOR/PSRAM/SRAM
		0x5006 0C00 - 0x5FFF FFFF	Reserved
		0x5006 0800 - 0x5006 0BFF	TRNG
	ALIDO	0x5005 0400 - 0x5006 07FF	Reserved
	AHB2	0x5005 0000 - 0x5005 03FF	DCI
		0x5004 0000 - 0x5004 FFFF	Reserved
		0x5000 0000 - 0x5003 FFFF	USBFS
		0x4008 0000 - 0x4FFF FFFF	Reserved
		0x4004 0000 - 0x4007 FFFF	USBHS
		0x4002 BC00 - 0x4003 FFFF	Reserved
		0x4002 B000 - 0x4002 BBFF	IPA
		0x4002 A000 - 0x4002 AFFF	Reserved
		0x4002 8000 - 0x4002 9FFF	ENET
		0x4002 6800 - 0x4002 7FFF	Reserved
		0x4002 6400 - 0x4002 67FF	DMA1
		0x4002 6000 - 0x4002 63FF	DMA0
Peripheral		0x4002 5000 - 0x4002 5FFF	Reserved
		0x4002 4000 - 0x4002 4FFF	BKP SRAM
		0x4002 3C00 - 0x4002 3FFF	FMC
	AHB1	0x4002 3800 - 0x4002 3BFF	RCU
		0x4002 3400 - 0x4002 37FF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
		0x4002 2400 - 0x4002 2FFF	Reserved
		0x4002 2000 - 0x4002 23FF	GPIOI
		0x4002 1C00 - 0x4002 1FFF	GPIOH
		0x4002 1800 - 0x4002 1BFF	GPIOG
		0x4002 1400 - 0x4002 17FF	GPIOF
		0x4002 1000 - 0x4002 13FF	GPIOE
		0x4002 0C00 - 0x4002 0FFF	GPIOD
		0x4002 0800 - 0x4002 0BFF	GPIOC
		0x4002 0400 - 0x4002 07FF	GPIOB
		0x4002 0000 - 0x4002 03FF	GPIOA





Pre-defined		0.2.0	ZI 47 OXX Datasricci
Regions	Bus	Address	Peripherals
		0x4001 6C00 - 0x4001 FFFF	Reserved
		0x4001 6800 - 0x4001 6BFF	TLI
		0x4001 5800 - 0x4001 67FF	Reserved
		0x4001 5400 - 0x4001 57FF	SPI5
		0x4001 5000 - 0x4001 53FF	SPI4
		0x4001 4C00 - 0x4001 4FFF	Reserved
		0x4001 4800 - 0x4001 4BFF	TIMER10
		0x4001 4400 - 0x4001 47FF	TIMER9
		0x4001 4000 - 0x4001 43FF	TIMER8
		0x4001 3C00 - 0x4001 3FFF	EXTI
		0x4001 3800 - 0x4001 3BFF	SYSCFG
		0x4001 3400 - 0x4001 37FF	SPI3
	APB2	0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	SDIO
		0x4001 2400 - 0x4001 2BFF	Reserved
		0x4001 2300 - 0x4001 23FF	ADC0 ⁽¹⁾
		0x4001 2200 - 0x4001 22FF	ADC2
		0x4001 2100 - 0x4001 21FF	ADC1
		0x4001 2000 - 0x4001 20FF	ADC0
		0x4001 1800 - 0x4001 1FFF	Reserved
		0x4001 1400 - 0x4001 17FF	USART5
		0x4001 1000 - 0x4001 13FF	USART0
		0x4001 0800 - 0x4001 0FFF	Reserved
		0x4001 0400 - 0x4001 07FF	TIMER7
		0x4001 0000 - 0x4001 03FF	TIMER0
		0x4000 C800 - 0x4000 FFFF	Reserved
		0x4000 C400 - 0x4000 C7FF	IREF
		0x4000 8000 - 0x4000 C3FF	Reserved
		0x4000 7C00 - 0x4000 7FFF	UART7
		0x4000 7800 - 0x4000 7BFF	UART6
		0x4000 7400 - 0x4000 77FF	DAC
		0x4000 7000 - 0x4000 73FF	PMU
	APB1	0x4000 6C00 - 0x4000 6FFF	СТС
		0x4000 6800 - 0x4000 6BFF	CAN1
		0x4000 6400 - 0x4000 67FF	CAN0
		0x4000 6000 - 0x4000 63FF	Reserved
		0x4000 5C00 - 0x4000 5FFF	12C2
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4





Pre-defined Regions	Bus	Address	Peripherals
		0x4000 4C00 - 0x4000 4FFF	UART3
		0x4000 4800 - 0x4000 4BFF	USART2
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	I2S2_add
		0x4000 3C00 - 0x4000 3FFF	SPI2/I2S2
		0x4000 3800 - 0x4000 3BFF	SPI1/I2S1
		0x4000 3400 - 0x4000 37FF	I2S1_add
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1C00 - 0x4000 1FFF	TIMER12
		0x4000 1800 - 0x4000 1BFF	TIMER11
		0x4000 1400 - 0x4000 17FF	TIMER6
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0C00 - 0x4000 0FFF	TIMER4
		0x4000 0800 - 0x4000 0BFF	TIMER3
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
		0x200B 0000 - 0x3FFF FFFF	Reserved
	АНВ	0x2003 0000 - 0x200A FFFF	ADDSRAM(512KB)
SRAM		0x2002 0000 - 0x2002 FFFF	SRAM2(64KB)
		0x2001 C000 - 0x2001 FFFF	SRAM1(16KB)
		0x2000 0000 - 0x2001 BFFF	SRAM0(112KB)
		0x1FFF C010 - 0x1FFF FFFF	Reserved
		0x1FFF C000 - 0x1FFF C00F	Option bytes(Bank 0)
		0x1FFF 7A10 - 0x1FFF BFFF	Reserved
		0x1FFF 7800 - 0x1FFF 7A0F	OTP(512B)
		0x1FFF 0000 - 0x1FFF 77FF	Boot loader(30KB)
		0x1FFE C010 - 0x1FFE FFFF	Reserved
Code	AHB	0x1FFE C000 - 0x1FFE C00F	Option bytes(Bank 1)
		0x1001 0000 - 0x1FFE BFFF	Reserved
		0x1000 0000 - 0x1000 FFFF	TCMSRAM(64KB)
		0x0830 0000 - 0x0FFF FFFF	Reserved
		0x0800 0000 - 0x082F FFFF	Main Flash(3072KB)
		0x0000 0000 - 0x07FF FFFF	Aliased to the boot device


Note:

(1) ADC_SSTAT, ADC_SYNCCTL, ADC_SYNCDATA based on base address of ADC0.



2.5. Clock tree

Figure 2-6. GD32F470xx clock tree



Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC16M: Internal 16M RC oscillators IRC32K: Internal 32K RC oscillator IRC48M: Internal 48M RC oscillators



2.6. Pin definitions

2.6.1. GD32F470Ix BGA176 pin definitions

Table 2-3. GD32F470Ix BGA176 pin definitions

GD32F470lx BGA176								
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description				
PE2 A2 I/O 5VT		5VT	Default: PE2 Alternate: SPI3_SCK, ENET_MII_TXD3, EXMC_A23, EVENTOUT					
PE3	A1	I/O	5VT	Default: PE3 Alternate: EXMC_A19, EVENTOUT				
PE4	B1	I/O	5VT	Default: PE4 Alternate: SPI3_NSS, EXMC_A20, DCI_D4, TLI_B0, EVENTOUT				
PE5	B2	I/O	5VT	Default: PE5 Alternate: TIMER8_CH0, SPI3_MISO, EXMC_A21, DCI_D6, TLI_G0, EVENTOUT				
PE6	В3	I/O		Default: PE6 Alternate: TIMER8_CH1, SPI3_MOSI, EXMC_A22, DCI_D7, TLI_G1, EVENTOUT				
VBAT	C1	Р	-	Default: VBAT				
PI8	D2	I/O	5VT	Default: PI8 Alternate: EVENTOUT Additional: RTC_TAMP1, RTC_TAMP0, RTC_TS				
PC13- TAMPER- RTC	D1	I/O	5VT	Default: PC13 Alternate: EVENTOUT Additional: RTC_TAMP0, RTC_OUT, RTC_TS				
PC14- OSC32IN	E1	I/O	5VT	Default: PC14 Alternate: EVENTOUT Additional: OSC32IN				
PC15- OSC32OU T	F1	I/O	5VT	Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT				
PI9	D3	I/O	5VT	Default: PI9 Alternate: CAN0_RX, EXMC_D30, TLI_VSYNC, EVENTOUT				
Pl10	E3	I/O	5VT	Default: PI10 Alternate: ENET_MII_RX_ER, EXMC_D31, TLI_HSYNC, EVENTOUT				
PI11	E4	I/O	5VT	Default: PI11 Alternate: USBHS_ULPI_DIR, EVENTOUT				
VSS	F2	Р	-	Default: VSS				
VDD	F3	Р	-	Default: VDD				
PF0	E2	I/O	5VT	Default: PF0				



	GD32F470lx BGA176					
Dia Nama	Di	Pin	I/O	Formations description		
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description		
				Alternate: I2C1_SDA, EXMC_A0, EVENTOUT, CTC_SYNC		
DE4	110	1/0	C) /T	Default: PF1		
PF1	H3	I/O	5VT	Alternate: I2C1_SCL, EXMC_A1, EVENTOUT		
PF2	H2	I/O	5VT	Default: PF2		
112	112	1/0	3 7 1	Alternate: I2C1_SMBA, EXMC_A2, EVENTOUT		
				Default: PF3		
PF3	J2	I/O	5VT	Alternate: EXMC_A3, EVENTOUT, I2C1_TXFRAME		
				Additional: ADC2_IN9		
			-: <i>-</i> -	Default: PF4		
PF4	J3	I/O	5VT	Alternate: EXMC_A4, EVENTOUT		
				Additional: ADC2_IN14 Default: PF5		
PF5	K3	I/O	5VT	Alternate: EXMC_A5, EVENTOUT		
FFS	Nο	1/0	371	Additional: ADC2 IN15		
VSS	G2	Р	-	Default: VSS		
VDD	G3	P		Default: VDD		
VDD	GS	Г	-	Default: PF6		
				Alternate: TIMER9_CH0, SPI4_NSS, UART6_RX,		
PF6	K2	I/O	5VT	EXMC_NIORD, EVENTOUT		
				Additional: ADC2_IN4		
				Default: PF7		
				Alternate: TIMER10_CH0, SPI4_SCK, UART6_TX,		
PF7	K1	I/O	5VT	EXMC_NREG, EVENTOUT		
				Additional: ADC2_IN5		
				Default: PF8		
PF8	L3	I/O	5VT	Alternate: SPI4_MISO, TIMER12_CH0, EXMC_NIOWR,		
FFO	LS			EVENTOUT		
				Additional: ADC2_IN6		
				Default: PF9		
PF9	L2	I/O	5VT	Alternate: SPI4_MOSI, TIMER13_CH0, EXMC_CD,		
				EVENTOUT		
				Additional: ADC2_IN7		
DE40		1/0	5) /T	Default: PF10		
PF10	L1	I/O	5VT	Alternate: EXMC_INTR, DCI_D11, TLI_DE, EVENTOUT Additional: ADC2_IN8		
				Default: PH0, OSCIN		
PH0/OSCI	G1	I/O	5VT	Alternate: EVENTOUT		
N	G1	1/0	3 7 1	Additional: OSCIN		
				Default: PH1, OSCOUT		
PH1/OSCO	H1	I/O	5VT	Alternate: EVENTOUT		
UT				Additional: OSCOUT		
NRST	J1	-	-	Default: NRST		
			<u></u>	Default: PC0		
PC0	M2	I/O	5VT	Alternate: USBHS_ULPI_STP, EXMC_SDNWE, EVENTOUT		



	GD32F470Ix BGA176						
Din Nama	D:	Pin	I/O	Formations description			
Pin Name	Pins	Type ⁽¹⁾	Level(2)	Functions description			
				Additional: ADC012_IN10			
				Default: PC1			
DO4	140	1/0	5) (T	Alternate: SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD,			
PC1	МЗ	I/O	5VT	ENET_MDC, EVENTOUT			
				Additional: ADC012_IN11			
				Default: PC2			
PC2	M4	I/O	5VT	Alternate: SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR,			
102	IVI	1/0	3 7 1	ENET_MII_TXD2, EXMC_SDNE0, EVENTOUT			
				Additional: ADC012_IN12			
				Default: PC3			
PC3	M5	I/O	5VT	Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT,			
				ENET_MII_TX_CLK, EXMC_SDCKE0, EVENTOUT			
		_		Additional: ADC012_IN13			
VSSA	M1	Р	-	Default: VSSA			
VREFN	N1	Р	-	Default: VREFN			
VREFP	P1	Р	-	Default: VREFP			
VDDA	R1	Р	-	Default: VDDA			
				Default: PA0			
		I/O		Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,			
PA0-WKUP	N3		5VT	TIMER7_ETI, USART1_CTS, UART3_TX, ENET_MII_CRS,			
				EVENTOUT			
				Additional: ADC012_IN0, WKUP			
				Default: PA1			
PA1	N2	I/O	5VT	Alternate: TIMER1_CH1, TIMER4_CH1, SPI3_MOSI, USART1_RTS, UART3_RX, ENET_MII_RX_CLK,			
FAI	INZ	1/0	3 7 1	ENET_RMII_REF_CLK, EVENTOUT			
				Additional: ADC012_IN1			
				Default: PA2			
				Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0,			
PA2	P2	I/O	5VT	I2S_CKIN, USART1_TX, ENET_MDIO, EVENTOUT			
				Additional: ADC012_IN2			
				Default: PH2			
PH2	F4	I/O	5VT	Alternate: ENET_MII_CRS, EXMC_SDCKE0, TLI_R0,			
				EVENTOUT			
				Default: PH3			
PH3	G4	I/O	5VT	Alternate: ENET_MII_COL, EXMC_SDNE0, TLI_R1,			
				EVENTOUT, I2C1_TXFRAME			
PH4	H4	I/O	5VT	Default: PH4			
1117	117	",0	0 1 1	Alternate: I2C1_SCL, USBHS_ULPI_NXT, EVENTOUT			
				Default: PH5			
PH5	J4	I/O	5VT	Alternate: I2C1_SDA, SPI4_NSS, EXMC_SDNWE,			
				EVENTOUT			
PA3	R2	I/O	5VT	Default: PA3			
1 7.0	1 1/4	1/0		Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1,			



	GD32F470Ix BGA176						
		Pin	I/O				
Pin Name	Pins	Type ⁽¹⁾		Functions description			
				I2S1_MCK, USART1_RX, USBHS_ULPI_D0,			
				ENET_MII_COL, TLI_B5, EVENTOUT			
				Additional: ADC012_IN3			
NC	L4	-	-	-			
VDD	K4	Р	-	Default: VDD			
				Default: PA4			
PA4	N4	I/O		Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK,			
PA4	IN4	1/0		USBHS_SOF, DCI_HSYNC, TLI_VSYNC, EVENTOUT			
				Additional: ADC01_IN4, DAC_OUT0			
				Default: PA5			
PA5	P4	I/O		Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON,			
1 73		1/0		SPI0_SCK, USBHS_ULPI_CK, EVENTOUT			
				Additional: ADC01_IN5, DAC_OUT1			
				Default: PA6			
				Alternate: TIMER0_BRKIN, TIMER2_CH0, TIMER7_BRKIN,			
PA6	P3	I/O	5VT	SPI0_MISO, I2S1_MCK, TIMER12_CH0, SDIO_CMD,			
				DCI_PIXCLK, TLI_G2, EVENTOUT			
				Additional: ADC01_IN6			
				Default: PA7			
		I/O		Alternate: TIMER0_CH0_ON, TIMER2_CH1,			
PA7	R3		5VT	TIMER7_CH0_ON, SPI0_MOSI, TIMER13_CH0,			
				ENET_MII_RX_DV, ENET_RMII_CRS_DV, EXMC_SDNWE, EVENTOUT			
				Additional: ADC01_IN7			
				Default: PC4			
		5 I/O	5VT	Alternate: ENET_MII_RXD0, ENET_RMII_RXD0,			
PC4	N5			EXMC_SDNE0, EVENTOUT			
				Additional: ADC01_IN14			
				Default: PC5			
		5 I/O	5VT	Alternate: USART2_RX, ENET_MII_RXD1,			
PC5	P5			ENET_RMII_RXD1, EXMC_SDCKE0, EVENTOUT			
				Additional: ADC01_IN15			
				Default: PB0			
				Alternate: TIMER0_CH1_ON, TIMER2_CH2,			
DDO	D5	1/0	EV/T	TIMER7_CH1_ON, SPI4_SCK, SPI2_MOSI, I2S2_SD,			
PB0	R5	I/O	5VT	TLI_R3, USBHS_ULPI_D1, ENET_MII_RXD2, SDIO_D1,			
				EVENTOUT			
				Additional: ADC01_IN8, IREF			
				Default: PB1			
				Alternate: TIMER0_CH2_ON, TIMER2_CH3,			
PB1	R4	I/O	5VT	TIMER7_CH2_ON, SPI4_NSS, TLI_R6, USBHS_ULPI_D2,			
				ENET_MII_RXD3, SDIO_D2, EVENTOUT			
				Additional: ADC01_IN9			
PB2	M6	I/O	5VT	Default: PB2, BOOT1			
				Alternate: TIMER1_CH3, SPI2_MOSI, I2S2_SD,			



	GD32F470Ix BGA176						
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description			
				USBHS_ULPI_D4, SDIO_CK, EVENTOUT			
PF11	R6	I/O	5VT	Default: PF11 Alternate: SPI4_MOSI, EXMC_SDNRAS, DCI_D12, EVENTOUT			
PF12	P6	I/O	5VT	Default: PF12 Alternate: EXMC_A6, EVENTOUT			
VSS	M8	Р	-	Default: VSS			
VDD	N8	Р	-	Default: VDD			
PF13	N6	I/O	5VT	Default: PF13 Alternate: EXMC_A7, EVENTOUT			
PF14	R7	I/O	5VT	Default: PF14 Alternate: EXMC_A8, EVENTOUT			
PF15	P7	I/O	5VT	Default: PF15 Alternate: EXMC_A9, EVENTOUT			
PG0	N7	I/O	5VT	Default: PG0 Alternate: EXMC_A10, EVENTOUT			
PG1	M7	I/O	5VT	Default: PG1 Alternate: EXMC_A11, EVENTOUT			
PE7	R8	I/O	5VT	Default: PE7 Alternate: TIMER0_ETI, UART6_RX, EXMC_D4, EVENTOUT			
PE8	P8	I/O	5VT	Default: PE8 Alternate: TIMER0_CH0_ON, UART6_TX, EXMC_D5, EVENTOUT			
PE9	P9	I/O	5VT	Default: PE9 Alternate: TIMER0_CH0, EXMC_D6, EVENTOUT			
VSS	M9	Р	-	Default: VSS			
VDD	N9	Р	-	Default: VDD			
PE10	R9	I/O	5VT	Default: PE10 Alternate: TIMER0_CH1_ON, EXMC_D7, EVENTOUT			
PE11	P10	I/O	5VT	Default: PE11 Alternate: TIMER0_CH1, SPI3_NSS, SPI4_NSS, EXMC_D8, TLI_G3, EVENTOUT			
PE12	R10	I/O	5VT	Default: PE12 Alternate: TIMER0_CH2_ON, SPI3_SCK, SPI4_SCK, EXMC_D9, TLI_B4, EVENTOUT			
PE13	N11	I/O	5VT	Default: PE13 Alternate: TIMER0_CH2, SPI3_MISO, SPI4_MISO, EXMC_D10, TLI_DE, EVENTOUT			
PE14	P11	I/O	5VT	Default: PE14 Alternate: TIMER0_CH3, SPI3_MOSI, SPI4_MOSI, EXMC_D11, TLI_PIXCLK, EVENTOUT			
PE15	R11	I/O	5VT	Default: PE15 Alternate: TIMER0_BRKIN, EXMC_D12, TLI_R7,			



	GD32F470lx BGA176						
Pin Name	Pins	Pin	I/O	Functions description			
riii Naiile	PIIIS	Type ⁽¹⁾	Level ⁽²⁾	Functions description			
				EVENTOUT			
				Default: PB10			
PB10	R12	I/O	5VT	Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK,			
1 1010	1112	1/0	3 7 1	I2S2_MCK, USART2_TX, USBHS_ULPI_D3,			
				ENET_MII_RX_ER, SDIO_D7, TLI_G4, EVENTOUT			
				Default: PB11			
PB11	R13	I/O	5VT	Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN, USART2_RX, USBHS_ULPI_D4, ENET_MII_TX_EN,			
				ENET_RMII_TX_EN, TLI_G5, EVENTOUT			
NC	M10	_	_	LINET_IXWIII_TX_EIN, TEI_GG, EVENTOOT			
VDD	N10	Р	_	Default: VDD			
VDD	1410			Default: PH6			
PH6	M11	I/O	5VT	Alternate: I2C1_SMBA, SPI4_SCK, TIMER11_CH0,			
				ENET_MII_RXD2, EXMC_SDNE1, DCI_D8, EVENTOUT			
				Default: PH7			
PH7	N12	I/O	5VT	Alternate: I2C2_SCL, SPI4_MISO, ENET_MII_RXD3,			
				EXMC_SDCKE1, DCI_D9, EVENTOUT			
		I/O	5VT	Default: PH8			
PH8	M12			Alternate: I2C2_SDA, EXMC_D16, DCI_HSYNC, TLI_R2,			
				EVENTOUT			
DUIG	1440	I/O		Default: PH9			
PH9	M13			Alternate: I2C2_SMBA, TIMER11_CH1, EXMC_D17, DCI_D0, TLI_R3, EVENTOUT			
				Default: PH10			
PH10	L13	I/O	5VT	Alternate: TIMER4_CH0, EXMC_D18, DCI_D1, TLI_R4,			
				EVENTOUT, I2C2_TXFRAME			
			5VT	Default: PH11			
PH11	L12	I/O		Alternate: TIMER4_CH1, EXMC_D19, DCI_D2, TLI_R5,			
				EVENTOUT			
				Default: PH12			
PH12	K12	I/O	5VT	Alternate: TIMER4_CH2, EXMC_D20, DCI_D3, TLI_R6,			
1/00	1140			EVENTOUT P. ACTIVITY VICE			
VSS	H12	Р	-	Default: VSS			
VDD	J12	Р	-	Default: VDD Default: PB12			
				Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS,			
PB12	P12	I/O	5VT	I2S1_WS, SPI3_NSS, USART2_CK, CAN1_RX,			
		., 0		USBHS_ULPI_D5, ENET_MII_TXD0, ENET_RMII_TXD0,			
				USBHS_ID, EVENTOUT			
				Default: PB13			
				Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK,			
PB13	P13	I/O	5VT	SPI3_SCK, USART2_CTS, CAN1_TX, USBHS_ULPI_D6,			
				ENET_MII_TXD1, ENET_RMII_TXD1, EVENTOUT,			
				I2C1_TXFRAME			



	GD32F470Ix BGA176							
		Pin	I/O	_				
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description				
				Additional: USBHS_VBUS				
				Default: PB14				
DD 4.4	544		5) (T	Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON,				
PB14	R14	I/O	5VT	SPI1_MISO, I2S1_ADD_SD, USART2_RTS, TIMER11_CH0,				
				USBHS_DM, EVENTOUT				
				Default: PB15				
PB15	R15	I/O	5VT	Alternate: RTC_REFIN, TIMER0_CH2_ON,				
				TIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1,				
				USBHS_DP, EVENTOUT Default: PD8				
PD8	P15	I/O	5VT	Alternate: USART2_TX, EXMC_D13, EVENTOUT				
				Default: PD9				
PD9	P14	I/O	5VT	Alternate: USART2_RX, EXMC_D14, EVENTOUT				
PD10	N15	I/O	5VT	Default: PD10				
PDIO	піэ	1/0	501	Alternate: USART2_CK, EXMC_D15, TLI_B3, EVENTOUT				
				Default: PD11				
PD11	N14	I/O	5VT	Alternate: USART2_CTS, EXMC_A16/EXMC_CLE,				
				EVENTOUT				
DD40	NAO	1/0	C) /T	Default: PD12				
PD12	N13	I/O	5VT	Alternate: TIMER3_CH0, USART2_RTS, EXMC_A17/EXMC_ALE, EVENTOUT				
				Default: PD13				
PD13	M15	I/O	5VT	Alternate: TIMER3_CH1, EXMC_A18, EVENTOUT				
VDD	J13	Р	-	Default: VDD				
DD44	N444	1/0	5) /T	Default: PD14				
PD14	M14	I/O	5VT	Alternate: TIMER3_CH2, EXMC_D0, EVENTOUT				
		I/O	5VT	Default: PD15				
PD15	L14			Alternate: TIMER3_CH3, EXMC_D1, EVENTOUT,				
				CTC_SYNC				
PG2	L15	I/O	5VT	Default: PG2 Alternate: EXMC_A12, EVENTOUT				
				Default: PG3				
PG3	K15	I/O	5VT	Alternate: EXMC_A13, EVENTOUT				
				Default: PG4				
PG4	K14	I/O	5VT	Alternate: EXMC_A14, EVENTOUT				
PG5	K13	I/O	5VT	Default: PG5				
- 60	1/10	1/0	JVI	Alternate: EXMC_A15, EVENTOUT				
PG6	J15	I/O	5VT	Default: PG6				
	-			Alternate: EXMC_INT1, DCI_D12, TLI_R7, EVENTOUT				
DO7	14.4	1/0	E\ /T	Default: PG7				
PG7	J14	I/O	5VT	Alternate: USART5_CK, EXMC_INT2, DCI_D13, TLI_PIXCLK, EVENTOUT				
				Default: PG8				
PG8	H14	I/O	5VT	Alternate: SPI5_NSS, USART5_RTS, ENET_PPS_OUT,				
	1114	17 1/0		EXMC_SDCLK, EVENTOUT				



	GD32F470Ix BGA176							
Din Nama	Pins	Pin	I/O	Functions description				
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description				
VSS	G12	Р	-	Default: VSS				
VDD	H13	Р	-	Default: VDD				
				Default: PC6				
PC6	H15	I/O	5VT	Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK,				
				USART5_TX, SDIO_D6, DCI_D0, TLI_HSYNC, EVENTOUT				
				Default: PC7				
PC7	G15	I/O	5VT	Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK,				
				I2S1_CK, I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1,				
				TLI_G6, EVENTOUT				
DCo	C11	1/0	5VT	Default: PC8				
PC8	G14	I/O	501	Alternate: TIMER2_CH2, TIMER7_CH2, USART5_CK, SDIO_D0, DCI_D2, EVENTOUT				
				Default: PC9				
PC9	F14	I/O	5VT	Alternate: CK OUT1, TIMER2 CH3, TIMER7 CH3,				
. 55		., 0	_	I2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT				
				Default: PA8				
DAG	545	1/0	5\ /T	Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL,				
PA8	F15	F15 I/O	5VT	USART0_CK, USBFS_SOF, SDIO_D1, TLI_R6,				
				EVENTOUT, CTC_SYNC				
		E15 I/O	5VT	Default: PA9				
PA9	E15			Alternate: TIMERO_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK,				
				USART0_TX, SDIO_D2, DCI_D0, EVENTOUT Additional: USBFS_VBUS				
				Default: PA10				
PA10	D15	I/O	5VT	Alternate: TIMER0_CH2, SPI4_MOSI, USART0_RX,				
	2.0	., 0	J V I	USBFS_ID, DCI_D1, EVENTOUT, I2C2_TXFRAME				
				Default: PA11				
PA11	C15	I/O	5VT	Alternate: TIMER0_CH3, SPI3_MISO, USART0_CTS,				
				USART5_TX, CAN0_RX, USBFS_DM, TLI_R4, EVENTOUT				
				Default: PA12				
PA12	B15	I/O	5VT	Alternate: TIMER0_ETI, SPI4_MISO, USART0_RTS,				
				USART5_RX, CAN0_TX, USBFS_DP, TLI_R5, EVENTOUT				
PA13	A15	I/O	5VT	Default: JTMS, SWDIO, PA13				
NC	F13			Alternate: EVENTOUT				
VSS	F12	- Р	-	Default: VSS				
VDD	G13	Р		Default: VDD				
VDD	G13			Default: PH13				
PH13	E12	I/O	5VT	Alternate: TIMER7_CH0_ON, CAN0_TX, EXMC_D21,				
		"		TLI_G2, EVENTOUT				
				Default: PH14				
PH14	E13	I/O	5VT	Alternate: TIMER7_CH1_ON, EXMC_D22, DCI_D4, TLI_G3,				
				EVENTOUT				
PH15	D13	I/O	5VT	Default: PH15				



	GD32F470lx BGA176							
Pin Name	Pins	Pin	I/O	Functions description				
riii Naiile	riii5	Type ⁽¹⁾	Level ⁽²⁾	Functions description				
				Alternate: TIMER7_CH2_ON, EXMC_D23, DCI_D11,				
				TLI_G4, EVENTOUT				
				Default: PI0				
PI0	E14	I/O	5VT	Alternate: TIMER4_CH3, SPI1_NSS, I2S1_WS, EXMC_D24,				
				DCI_D13, TLI_G5, EVENTOUT				
			_,	Default: PI1				
PI1	D14	I/O	5VT	Alternate: SPI1_SCK, I2S1_CK, EXMC_D25, DCI_D8,				
				TLI_G6, EVENTOUT Default: PI2				
PI2	C14	I/O	5VT	Alternate: TIMER7_CH3, SPI1_MISO, I2S1_ADD_SD,				
FIZ	C14	1/0	301	EXMC_D26, DCI_D9, TLI_G7, EVENTOUT				
				Default: PI3				
PI3	C13	I/O	5VT	Alternate: TIMER7_ETI, SPI1_MOSI, I2S1_SD, EXMC_D27,				
				DCI_D10, EVENTOUT				
VSS	D9	Р	-	Default: VSS				
VDD	C9	Р	-	Default: VDD				
				Default: JTCK, SWCLK, PA14				
PA14	A14	I/O	5VT	Alternate: EVENTOUT				
				Default: JTDI, PA15				
PA15	A13	I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS,				
				SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT				
		4 I/O	5VT	Default: PC10				
PC10	B14			Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX,				
				SDIO_D2, DCI_D8, TLI_R2, EVENTOUT				
DO44	D40	I/O	5VT	Default: PC11				
PC11	B13			Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX, UART3_RX, SDIO_D3, DCI_D4, EVENTOUT				
				Default: PC12				
PC12	A12	I/O	5VT	Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK,				
1012	7112	.,,	011	UART4_TX, SDIO_CK, DCI_D9, EVENTOUT				
				Default: PD0				
PD0	B12	I/O	5VT	Alternate: SPI3_MISO, SPI2_MOSI, I2S2_SD, CAN0_RX,				
				EXMC_D2, EVENTOUT				
				Default: PD1				
PD1	C12	I/O	5VT	Alternate: SPI1_NSS, I2S1_WS, CAN0_TX, EXMC_D3,				
				EVENTOUT				
PD2				Default: PD2				
	D12	I/O	5VT	Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11,				
				EVENTOUT				
DDG	D44		E) /T	Default: PD3				
PD3	D11	I/O	5VT	Alternate: SPI1_SCK, I2S1_CK, USART1_CTS, EXMC_CLK,				
				DCI_D5, TLI_G7, EVENTOUT Default: PD4				
PD4	D10	I/O	5VT	Alternate: USART1_RTS, EXMC_NOE, EVENTOUT				
				micriaic. Oomit i_itio, Emilo_NOE, EVENTOUT				



GD32F470lx BGA176						
		Pin	I/O	CD321 470IX DCA170		
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description		
PD5	C11	1/0	EV/T	Default: PD5		
PD5	C11	I/O	5VT	Alternate: USART1_TX, EXMC_NWE, EVENTOUT		
VSS	D8	Р	-	Default: VSS		
VDD	C8	Р	-	Default: VDD		
				Default: PD6		
PD6	B11	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, USART1_RX,		
				EXMC_NWAIT, DCI_D10, TLI_B2, EVENTOUT		
				Default: PD7		
PD7	A11	I/O	5VT	Alternate: USART1_CK, EXMC_NE0, EXMC_NCE1,		
				EVENTOUT		
200	0.10		5) (T	Default: PG9		
PG9	C10	I/O	5VT	Alternate: USART5_RX, EXMC_NE1, EXMC_NCE2,		
				DCI_VSYNC, EVENTOUT		
PG10	B10	I/O	5VT	Default: PG10 Alternate: SPI5_IO2, TLI_G3, EXMC_NCE3_0, EXMC_NE2,		
PGIU	БІО	1/0	501	DCI_D2, TLI_B2, EVENTOUT		
				Default: PG11		
				Alternate: SPI5_IO3, SPI3_SCK, ENET_MII_TX_EN,		
PG11	B9	I/O	5VT	ETH_RMII_TX_EN, EXMC_NCE3_1, DCI_D3, TLI_B3,		
				EVENTOUT		
				Default: PG12		
PG12	В8	I/O	5VT	Alternate: SPI5_MISO, SPI3_MISO, USART5_RTS, TLI_B4,		
				EXMC_NE3, TLI_B1, EVENTOUT		
				Default: PG13		
PG13	A8	1/0	5\/T	Alternate: SPI5_SCK, SPI3_MOSI, USART5_CTS,		
PGIS	Ao	I/O	5VT	ENET_MII_TXD0, ENET_RMII_TXD0, EXMC_A24,		
				EVENTOUT		
				Default: PG14		
PG14	A7	I/O	5VT	Alternate: SPI5_MOSI, SPI3_NSS, USART5_TX,		
				ENET_MII_TXD1, ENET_RMII_TXD1, EXMC_A25,		
				EVENTOUT		
VSS	D7	Р	-	Default: VSS		
VDD	C7	Р	-	Default: VDD		
				Default: PG15		
PG15	B7	I/O	5VT	Alternate: USART5_CTS, EXMC_SDNCAS, DCI_D13,		
				EVENTOUT		
PB3			_,	Default: JTDO, PB3		
	A10	I/O	5VT	Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK,		
				SPI2_SCK, I2S2_CK, USART0_RX, I2C1_SDA, EVENTOUT		
				Default: JNTRST, PB4 Alternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO,		
PB4	A9	I/O	5VT	I2S2_ADD_SD, I2C2_SDA, SDIO_D0, EVENTOUT,		
				I2CO TXFRAME		
PB5	A6	I/O	5VT	Default: PB5		
י טט	70	1,0	571	Doladii. 1 Do		



	GD32F470lx BGA176							
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description				
				Alternate: TIMER2_CH1, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7, ENET_PPS_OUT, EXMC_SDCKE1, DCI_D10, EVENTOUT				
PB6	В6	I/O		Default: PB6 Alternate: TIMER3_CH0, I2C0_SCL, USART0_TX, CAN1_TX, EXMC_SDNE1, DCI_D5, EVENTOUT				
PB7	B5	I/O	5VT	Default: PB7 Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX, EXMC_NL/EXMC_NADV, DCI_VSYNC, EVENTOUT				
воото	D6	I/O	5VT	Default: BOOT0				
PB8	A5	I/O	5VT	Default: PB8 Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2, TIMER9_CH0, I2C0_SCL, SPI4_MOSI, CAN0_RX, ENET_MII_TXD3, SDIO_D4, DCI_D6, TLI_B6, EVENTOUT				
PB9	B4	I/O	5VT	Default: PB9 Alternate: TIMER1_CH1, TIMER3_CH3, TIMER10_CH0, I2C0_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDIO_D5, DCI_D7, TLI_B7, EVENTOUT				
PE0	A4	I/O	5VT	Default: PE0 Alternate: TIMER3_ETI, UART7_RX, EXMC_NBL0, DCI_D2, EVENTOUT				
PE1	А3	I/O	5VT	Default: PE1 Alternate: TIMER0_CH1_ON, UART7_TX, EXMC_NBL1, DCI_D3, EVENTOUT				
VSS	D5	Р	•	Default: VSS				
PDR_ON	C6	Р	-	Default: PDR_ON				
VDD	C5	Р	-	Default: VDD				
PI4	D4	I/O	5VT	Default: PI4 Alternate: TIMER7_BRKIN, EXMC_NBL2, DCI_D5, TLI_B4, EVENTOUT				
PI5	C4	I/O	5VT	Default: PI5 Alternate: TIMER7_CH0, EXMC_NBL3, DCI_VSYNC, TLI_B5, EVENTOUT				
PI6	C3	I/O	5VT	Default: PI6 Alternate: TIMER7_CH1, EXMC_D28, DCI_D6, TLI_B6, EVENTOUT				
PI7	C2	I/O		Default: PI7 Alternate: TIMER7_CH2, EXMC_D29, DCI_D7, TLI_B7, EVENTOUT				

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.



2.6.2. GD32F470Zx LQFP144 pin definitions

Table 2-4. GD32F470Zx LQFP144 pin definitions

	GD32F470Zx LQFP144							
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description				
PE2	1	I/O	5VT	Default: PE2 Alternate: SPI3_SCK, ENET_MII_TXD3, EXMC_A23, EVENTOUT				
PE3	2	I/O	5VT	Default: PE3 Alternate: EXMC_A19, EVENTOUT				
PE4	3	I/O	5VT	Default: PE4 Alternate: SPI3_NSS, EXMC_A20, DCI_D4, TLI_B0, EVENTOUT				
PE5	4	I/O	5VT	Default: PE5 Alternate: TIMER8_CH0, SPI3_MISO, EXMC_A21, DCI_D6, TLI_G0, EVENTOUT				
PE6	5	I/O	5VT	Default: PE6 Alternate: TIMER8_CH1, SPI3_MOSI, EXMC_A22, DCI_D7, TLI_G1, EVENTOUT				
VBAT	6	Р	-	Default: VBAT				
PC13- TAMPER- RTC	7	I/O	5VT	Default: PC13 Alternate: EVENTOUT Additional: RTC_TAMP0, RTC_OUT, RTC_TS				
PC14- OSC32IN	8	I/O	5VT	Default: PC14 Alternate: EVENTOUT Additional: OSC32IN				
PC15- OSC32OU T	9	I/O	5VT	Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT				
PF0	10	I/O	5VT	Default: PF0 Alternate: I2C1_SDA, EXMC_A0, EVENTOUT, CTC_SYNC				
PF1	11	I/O	5VT	Default: PF1 Alternate: I2C1_SCL, EXMC_A1, EVENTOUT				
PF2	12	I/O	5VT	Default: PF2 Alternate: I2C1_SMBA, EXMC_A2, EVENTOUT				
PF3	13	I/O	5VT	Default: PF3 Alternate: EXMC_A3, EVENTOUT, I2C1_TXFRAME Additional: ADC2_IN9				
PF4	14	I/O	5VT	Default: PF4 Alternate: EXMC_A4, EVENTOUT Additional: ADC2_IN14				
PF5	15	I/O	5VT	Default: PF5 Alternate: EXMC_A5, EVENTOUT Additional: ADC2_IN15				
VSS	16	Р	-	Default: VSS				



	GD32F470Zx LQFP144							
		Pin	I/O					
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description				
VDD	17	Р	1	Default: VDD				
				Default: PF6				
DEC	40		E) /T	Alternate: TIMER9_CH0, SPI4_NSS, UART6_RX,				
PF6	18	I/O	5VT	EXMC_NIORD, EVENTOUT				
				Additional: ADC2_IN4				
				Default: PF7				
PF7	19	I/O	5VT	Alternate: TIMER10_CH0, SPI4_SCK, UART6_TX,				
FF/	19	1/0	371	EXMC_NREG, EVENTOUT				
				Additional: ADC2_IN5				
				Default: PF8				
PF8	20	I/O	5VT	Alternate: SPI4_MISO, TIMER12_CH0, EXMC_NIOWR,				
PF8	20	1/0	571	EVENTOUT				
				Additional: ADC2_IN6				
				Default: PF9				
DEO	24	1/0	5VT	Alternate: SPI4_MOSI, TIMER13_CH0, EXMC_CD,				
PF9	21	I/O		EVENTOUT				
				Additional: ADC2_IN7				
				Default: PF10				
PF10	22	I/O	5VT	Alternate: EXMC_INTR, DCI_D11, TLI_DE, EVENTOUT				
				Additional: ADC2_IN8				
DUO/OCCI				Default: PH0, OSCIN				
PH0/OSCI	23	I/O	5VT	Alternate: EVENTOUT				
N				Additional: OSCIN				
DI 14/0000		I/O	5VT	Default: PH1, OSCOUT				
PH1/OSCO	24			Alternate: EVENTOUT				
UT				Additional: OSCOUT				
NRST	25	-	-	Default: NRST				
				Default: PC0				
				Alternate: USBHS_ULPI_STP, EXMC_SDNWE,				
PC0	26	I/O	5VT	EVENTOUT				
				Additional: ADC012_IN10				
				Default: PC1				
				Alternate: SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD,				
PC1	27	I/O	5VT	ENET_MDC, EVENTOUT				
				Additional: ADC012_IN11				
				Default: PC2				
PC2				Alternate: SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR,				
	28	I/O	5VT	ENET_MII_TXD2, EXMC_SDNE0, EVENTOUT				
				Additional: ADC012_IN12				
				Default: PC3				
				Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT,				
PC3	29	I/O	5VT	ENET_MII_TX_CLK, EXMC_SDCKE0, EVENTOUT				
				Additional: ADC012_IN13				
VDD	30	Р	_	Default: VDD				
, , , ,								



	GD32F470Zx LQFP144				
	Pin I/O				
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description	
VSSA	31	Р	-	Default: VSSA	
VREFP	32	Р	-	Default: VREFP	
VDDA	33	Р	-	Default: VDDA	
				Default: PA0	
	34	I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,	
PA0-WKUP				TIMER7_ETI, USART1_CTS, UART3_TX,	
				ENET_MII_CRS, EVENTOUT	
				Additional: ADC012_IN0, WKUP	
			5VT	Default: PA1	
				Alternate: TIMER1_CH1, TIMER4_CH1, SPI3_MOSI,	
PA1	35	I/O		USART1_RTS, UART3_RX, ENET_MII_RX_CLK,	
				ENET_RMII_REF_CLK, EVENTOUT	
				Additional: ADC012_IN1	
				Default: PA2	
D.4.0	00	I/O	5VT	Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0,	
PA2	36			I2S_CKIN, USART1_TX, ENET_MDIO, EVENTOUT	
				Additional: ADC012_IN2	
				Default: PA3	
				Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1,	
PA3	37	I/O	5VT	I2S1_MCK, USART1_RX, USBHS_ULPI_D0,	
				ENET_MII_COL, TLI_B5, EVENTOUT	
				Additional: ADC012_IN3	
VSS	38	Р	•	Default: VSS	
VDD	39	Р	-	Default: VDD	
	40	I/O		Default: PA4	
PA4				Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK,	
FA4				USBHS_SOF, DCI_HSYNC, TLI_VSYNC, EVENTOUT	
				Additional: ADC01_IN4, DAC_OUT0	
	41	I/O		Default: PA5	
DAE				Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON,	
PA5				SPI0_SCK, USBHS_ULPI_CK, EVENTOUT	
				Additional: ADC01_IN5, DAC_OUT1	
		I/O	5VT	Default: PA6	
				Alternate: TIMER0_BRKIN, TIMER2_CH0,	
PA6	42			TIMER7_BRKIN, SPI0_MISO, I2S1_MCK, TIMER12_CH0,	
				SDIO_CMD, DCI_PIXCLK, TLI_G2, EVENTOUT	
				Additional: ADC01_IN6	
	43	I/O	5VT	Default: PA7	
				Alternate: TIMER0_CH0_ON, TIMER2_CH1,	
D 4 7				TIMER7_CH0_ON, SPI0_MOSI, TIMER13_CH0,	
PA7				ENET_MII_RX_DV, ENET_RMII_CRS_DV,	
				EXMC_SDNWE, EVENTOUT	
				Additional: ADC01_IN7	
PC4	44	I/O	5VT	Default: PC4	



	GD32F470Zx LQFP144				
Pin Name	Pins	Pin	I/O	Functions description	
Pin Name	FIIIS	Type ⁽¹⁾	Level ⁽²⁾	runctions description	
				Alternate: ENET_MII_RXD0, ENET_RMII_RXD0,	
				EXMC_SDNE0, EVENTOUT	
				Additional: ADC01_IN14	
			5VT	Default: PC5	
PC5	45	I/O		Alternate: USART2_RX, ENET_MII_RXD1,	
				ENET_RMII_RXD1, EXMC_SDCKE0, EVENTOUT	
				Additional: ADC01_IN15	
			5VT	Default: PB0	
				Alternate: TIMER0_CH1_ON, TIMER2_CH2, TIMER7_CH1_ON, SPI4_SCK, SPI2_MOSI, I2S2_SD,	
PB0	46	I/O		TLI_R3, USBHS_ULPI_D1, ENET_MII_RXD2, SDIO_D1,	
				EVENTOUT	
				Additional: ADC01_IN8, IREF	
			5VT	Default: PB1	
				Alternate: TIMER0_CH2_ON, TIMER2_CH3,	
PB1	47	I/O		TIMER7_CH2_ON, SPI4_NSS, TLI_R6, USBHS_ULPI_D2,	
				ENET_MII_RXD3, SDIO_D2, EVENTOUT	
				Additional: ADC01_IN9	
		I/O	5VT	Default: PB2, BOOT1	
PB2	48			Alternate: TIMER1_CH3, SPI2_MOSI, I2S2_SD,	
				USBHS_ULPI_D4, SDIO_CK, EVENTOUT	
DE4.4	40	I/O	5VT	Default: PF11	
PF11	49			Alternate: SPI4_MOSI, EXMC_SDNRAS, DCI_D12, EVENTOUT	
			5VT	Default: PF12	
PF12	50	I/O		Alternate: EXMC_A6, EVENTOUT	
VSS	51	Р	-	Default: VSS	
VDD	52	P	_	Default: VDD	
,,,,,	- 02	· ·		Default: PF13	
PF13	53	I/O	5VT	Alternate: EXMC_A7, EVENTOUT	
		I/O	5VT	Default: PF14	
PF14	54			Alternate: EXMC_A8, EVENTOUT	
PF15	55	I/O	5VT	Default: PF15	
PFID	55			Alternate: EXMC_A9, EVENTOUT	
PG0	56	I/O	5VT	Default: PG0	
1 00				Alternate: EXMC_A10, EVENTOUT	
PG1	57	I/O	5VT	Default: PG1	
_	 -			Alternate: EXMC_A11, EVENTOUT	
5=-	58	I/O	5VT	Default: PE7	
PE7				Alternate: TIMER0_ETI, UART6_RX, EXMC_D4,	
				EVENTOUT Default: DE9	
PE8	59	I/O	5VT	Default: PE8 Alternate: TIMER0 CH0 ON, UART6 TX, EXMC D5,	
				EVENTOUT	
				LVLITIOUI	



GD32F470Zx LQFP144				
Pin				
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
DEO	00	1/0	C) /T	Default: PE9
PE9 60	60	I/O	5VT	Alternate: TIMER0_CH0, EXMC_D6, EVENTOUT
VSS	61	Р	-	Default: VSS
VDD	62	Р	-	Default: VDD
PE10	10 63 L	I/O	5VT	Default: PE10
1 L 10	00	1/0	371	Alternate: TIMER0_CH1_ON, EXMC_D7, EVENTOUT
			5VT	Default: PE11
PE11	64	I/O		Alternate: TIMER0_CH1, SPI3_NSS, SPI4_NSS,
				EXMC_D8, TLI_G3, EVENTOUT
			5VT	Default: PE12
PE12	65	I/O		Alternate: TIMER0_CH2_ON, SPI3_SCK, SPI4_SCK,
				EXMC_D9, TLI_B4, EVENTOUT
DE 40	00	1/0	5VT	Default: PE13
PE13	66	I/O		Alternate: TIMER0_CH2, SPI3_MISO, SPI4_MISO,
				EXMC_D10, TLI_DE, EVENTOUT Default: PE14
DE4.4	67	1/0	5VT	
PE14	67	I/O		Alternate: TIMERO_CH3, SPI3_MOSI, SPI4_MOSI,
		I/O	5VT	EXMC_D11, TLI_PIXCLK, EVENTOUT
DE4 <i>E</i>	60			Default: PE15
PE15	68			Alternate: TIMER0_BRKIN, EXMC_D12, TLI_R7, EVENTOUT
				Default: PB10
		I/O	5VT	Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK,
PB10	69			I2S2 MCK, USART2 TX, USBHS ULPI D3,
				ENET_MII_RX_ER, SDIO_D7, TLI_G4, EVENTOUT
				Default: PB11
		I/O	5VT	Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN,
PB11	70			USART2_RX, USBHS_ULPI_D4, ENET_MII_TX_EN,
				ENET_RMII_TX_EN, TLI_G5, EVENTOUT
NC	71	_	_	-
VDD	72	Р	_	Default: VDD
,,,,				Default: PB12
		I/O	5VT	Alternate: TIMERO_BRKIN, I2C1_SMBA, SPI1_NSS,
PB12	73			I2S1_WS, SPI3_NSS, USART2_CK, CAN1_RX,
. 5.2				USBHS_ULPI_D5, ENET_MII_TXD0, ENET_RMII_TXD0,
				USBHS_ID, EVENTOUT
				Default: PB13
PB13	74	I/O	5VT	Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK,
				SPI3_SCK, USART2_CTS, CAN1_TX, USBHS_ULPI_D6,
				ENET_MII_TXD1, ENET_RMII_TXD1, EVENTOUT,
				I2C1_TXFRAME
				Additional: USBHS_VBUS
DD4.4	75	1/0		Default: PB14
PB14	75	I/O	5VT	Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON,



GD32F470Zx LQFP144					
	Pin I/O				
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description	
				SPI1_MISO, I2S1_ADD_SD, USART2_RTS,	
				TIMER11_CH0, USBHS_DM, EVENTOUT	
				Default: PB15	
PB15	76	I/O	5VT	Alternate: RTC_REFIN, TIMER0_CH2_ON,	
1 010	70	1/0		TIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1,	
				USBHS_DP, EVENTOUT	
PD8	77	I/O	5VT	Default: PD8	
. 50				Alternate: USART2_TX, EXMC_D13, EVENTOUT	
PD9	78	I/O	5VT	Default: PD9	
פט ו	10			Alternate: USART2_RX, EXMC_D14, EVENTOUT	
PD10	79	I/O	5VT	Default: PD10	
				Alternate: USART2_CK, EXMC_D15, TLI_B3, EVENTOUT	
				Default: PD11	
PD11	80	I/O	5VT	Alternate: USART2_CTS, EXMC_A16/EXMC_CLE,	
				EVENTOUT	
		I/O	5VT	Default: PD12	
PD12	81			Alternate: TIMER3_CH0, USART2_RTS,	
				EXMC_A17/EXMC_ALE, EVENTOUT	
PD13	82	I/O	5VT	Default: PD13	
				Alternate: TIMER3_CH1, EXMC_A18, EVENTOUT	
VSS	83	Р	-	Default: VSS	
VDD	84	Р	-	Default: VDD	
PD14	85	I/O	5VT	Default: PD14	
				Alternate: TIMER3_CH2, EXMC_D0, EVENTOUT	
	86	I/O	5VT	Default: PD15	
PD15				Alternate: TIMER3_CH3, EXMC_D1, EVENTOUT,	
				CTC_SYNC	
PG2	87	I/O	5VT	Default: PG2	
		.,,	3 7 1	Alternate: EXMC_A12, EVENTOUT	
PG3	88	I/O	5VT	Default: PG3	
			J V 1	Alternate: EXMC_A13, EVENTOUT	
PG4	89	I/O	5VT	Default: PG4	
		., 0	3,1	Alternate: EXMC_A14, EVENTOUT	
PG5	90	I/O	5VT	Default: PG5	
		,, -	• • • • • • • • • • • • • • • • • • • •	Alternate: EXMC_A15, EVENTOUT	
PG6	91	I/O	5VT	Default: PG6	
	-	-		Alternate: EXMC_INT1, DCI_D12, TLI_R7, EVENTOUT	
.	92	I/O	5VT	Default: PG7	
PG7				Alternate: USART5_CK, EXMC_INT2, DCI_D13,	
				TLI_PIXCLK, EVENTOUT	
500	93	I/O	5VT	Default: PG8	
PG8				Alternate: SPI5_NSS, USART5_RTS, ENET_PPS_OUT,	
		_		EXMC_SDCLK, EVENTOUT	
VSS	94	Р	-	Default: VSS	



GD32F470Zx LQFP144				
Pin I/O				
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
VDD	95	Р	-	Default: VDD
				Default: PC6
			5VT	Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK,
PC6	96	I/O		USART5_TX, SDIO_D6, DCI_D0, TLI_HSYNC,
				EVENTOUT
		I/O	5VT	Default: PC7
DC-	07			Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK,
PC7	97			I2S1_CK, I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1,
				TLI_G6, EVENTOUT
		I/O	5VT	Default: PC8
PC8	98			Alternate: TIMER2_CH2, TIMER7_CH2, USART5_CK,
				SDIO_D0, DCI_D2, EVENTOUT
			5VT	Default: PC9
PC9	99	I/O		Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3,
				I2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT
				Default: PA8
PA8	100	I/O	5VT	Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL,
FAO	100	1/0	501	USART0_CK, USBFS_SOF, SDIO_D1, TLI_R6,
				EVENTOUT, CTC_SYNC
			O 5VT	Default: PA9
PA9	101	I/O		Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK,
1710	101	.,,		I2S1_CK, USART0_TX, SDIO_D2, DCI_D0, EVENTOUT
				Additional: USBFS_VBUS
			5VT	Default: PA10
PA10	102	I/O		Alternate: TIMER0_CH2, SPI4_MOSI, USART0_RX,
				USBFS_ID, DCI_D1, EVENTOUT, I2C2_TXFRAME
		I/O	5VT	Default: PA11
PA11	103			Alternate: TIMER0_CH3, SPI3_MISO, USART0_CTS,
				USART5_TX, CAN0_RX, USBFS_DM, TLI_R4,
				EVENTOUT Defaults DA42
	104	I/O	5VT	Default: PA12
PA12				Alternate: TIMER0_ETI, SPI4_MISO, USART0_RTS, USART5_RX, CAN0_TX, USBFS_DP, TLI_R5,
				EVENTOUT Default: JTMS, SWDIO, PA13
PA13	105	I/O	5VT	Alternate: EVENTOUT
NC	106			Allemate. LVLIVIOUI
		- D	-	Default: VSS
VSS	107	Р	-	
VDD	108	Р	-	Default: VDD
PA14	109	I/O	5VT	Default: JTCK, SWCLK, PA14
				Alternate: EVENTOUT
DA45	110	I/O	5VT	Default: JTDI, PA15
PA15				Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS,
				SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT



	GD32F470XX DataSHEE							
		l p.		D32F470Zx LQFP144				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description				
				Default: PC10				
PC10	111	I/O	5VT	Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX,				
				SDIO_D2, DCI_D8, TLI_R2, EVENTOUT				
				Default: PC11				
PC11	112	I/O	5VT	Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX,				
				UART3_RX, SDIO_D3, DCI_D4, EVENTOUT				
				Default: PC12				
PC12	113	I/O	5VT	Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK,				
				UART4_TX, SDIO_CK, DCI_D9, EVENTOUT				
				Default: PD0				
PD0	114	I/O	5VT	Alternate: SPI3_MISO, SPI2_MOSI, I2S2_SD, CAN0_RX,				
				EXMC_D2, EVENTOUT				
DD4	445	1/0	5) (T	Default: PD1				
PD1	115	I/O	5VT	Alternate: SPI1_NSS, I2S1_WS, CAN0_TX, EXMC_D3,				
				EVENTOUT Default: DD2				
PD2	116	1/0	5VT	Default: PD2 Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD,				
PDZ	110	I/O	571	DCI_D11, EVENTOUT				
				Default: PD3				
PD3	117	I/O	5VT	Alternate: SPI1_SCK, I2S1_CK, USART1_CTS,				
1 00	117	1/0	371	EXMC_CLK, DCI_D5, TLI_G7, EVENTOUT				
				Default: PD4				
PD4	118	I/O	5VT	Alternate: USART1_RTS, EXMC_NOE, EVENTOUT				
				Default: PD5				
PD5	119	I/O	5VT	Alternate: USART1_TX, EXMC_NWE, EVENTOUT				
VSS	120	Р	-	Default: VSS				
VDD	121	Р	-	Default: VDD				
				Default: PD6				
PD6	122	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, USART1_RX,				
				EXMC_NWAIT, DCI_D10, TLI_B2, EVENTOUT				
				Default: PD7				
PD7	123	I/O	5VT	Alternate: USART1_CK, EXMC_NE0, EXMC_NCE1,				
				EVENTOUT				
				Default: PG9				
PG9	124	I/O	5VT	Alternate: USART5_RX, EXMC_NE1, EXMC_NCE2,				
				DCI_VSYNC, EVENTOUT				
			Default: PG10					
PG10	125	I/O	5VT	Alternate: SPI5_IO2, TLI_G3, EXMC_NCE3_0,				
				EXMC_NE2, DCI_D2, TLI_B2, EVENTOUT				
				Default: PG11				
PG11	126	I/O	5VT	Alternate: SPI5_IO3, SPI3_SCK, ENET_MII_TX_EN,				
1 511	120	","	5 7 1	ENET_RMII_TX_EN, EXMC_NCE3_1, DCI_D3, TLI_B3,				
				EVENTOUT				
PG12	127	I/O	5VT	Default: PG12				



	GD32F470Zx LQFP144						
		Pin	1/0				
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description			
				Alternate: SPI5_MISO, SPI3_MISO, USART5_RTS,			
				TLI_B4, EXMC_NE3, TLI_B1, EVENTOUT			
				Default: PG13			
PG13	128	I/O	5VT	Alternate: SPI5_SCK, SPI3_MOSI, USART5_CTS,			
1010	120	.,,	0 1 1	ENET_MII_TXD0, ENET_RMII_TXD0, EXMC_A24,			
				EVENTOUT			
				Default: PG14			
PG14	129	I/O	5VT	Alternate: SPI5_MOSI, SPI3_NSS, USART5_TX,			
				ENET_MII_TXD1, ENET_RMII_TXD1, EXMC_A25,			
		_		EVENTOUT			
VSS	130	Р	-	Default: VSS			
VDD	131	Р	-	Default: VDD			
				Default: PG15			
PG15	132	I/O	5VT	Alternate: USART5_CTS, EXMC_SDNCAS, DCI_D13,			
				EVENTOUT			
				Default: JTDO, PB3			
PB3	133	I/O	5VT	Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK,			
				SPI2_SCK, I2S2_CK, USART0_RX, I2C1_SDA,			
				EVENTOUT Default AUTROT DRA			
			5VT	Default: NJTRST, PB4			
PB4	134	134 I/O		Alternate:TIMER2_CH0, SPI0_MISO, SPI2_MISO, I2S2_ADD_SD, I2C2_SDA, SDIO_D0, EVENTOUT,			
				232_ADD_3D, 202_3DA, 3DIO_D0, EVENTOUT, 2C0_TXFRAME			
				Default: PB5			
				Alternate:TIMER2_CH1, I2C0_SMBA, SPI0_MOSI,			
PB5	135	I/O	5VT	SPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7,			
. 50	.00	1/0	501	ENET_PPS_OUT, EXMC_SDCKE1, DCI_D10,			
				EVENTOUT			
				Default: PB6			
PB6	136	I/O	5VT	Alternate:TIMER3_CH0, I2C0_SCL, USART0_TX,			
				CAN1_TX, EXMC_SDNE1, DCI_D5, EVENTOUT			
				Default: PB7			
PB7	137	I/O	5VT	Alternate:TIMER3_CH1, I2C0_SDA, USART0_RX,			
				EXMC_NL/EXMC_NADV, DCI_VSYNC, EVENTOUT			
BOOT0	138	I/O	5VT	Default: BOOT0			
				Default: PB8			
DDO	400	1/0	EV.T	Alternate:TIMER1_CH0, TIMER1_ETI, TIMER3_CH2,			
PB8	139	I/O	5VT	TIMER9_CH0, I2C0_SCL, SPI4_MOSI, CAN0_RX,			
				ENET_MII_TXD3, SDIO_D4, DCI_D6, TLI_B6, EVENTOUT			
				Default: PB9			
PB9	140	I/O	5VT	Alternate:TIMER1_CH1, TIMER3_CH3, TIMER10_CH0,			
. 50	, 10	1/0	5V I	I2C0_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDIO_D5,			
		ļ		DCI_D7, TLI_B7, EVENTOUT			
PE0	141	I/O	5VT	Default: PE0			
	-			Alternate: TIMER3_ETI, UART7_RX, EXMC_NBL0,			



	GD32F470Zx LQFP144						
Pin Name P	Pins	Pin	I/O	Functions description			
1 III Name	1 1113	Type ⁽¹⁾ Level ⁽²⁾	i uncuons description				
				DCI_D2, EVENTOUT			
				Default: PE1			
PE1	142	I/O	5VT	Alternate: TIMER0_CH1_ON, UART7_TX, EXMC_NBL1,			
				DCI_D3, EVENTOUT			
PDR_ON	143	Р	-	Default: PDR_ON			
VDD	144	Р	-	Default: VDD			

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.

2.6.3. GD32F470Vx BGA100 pin definitions

Table 2-5. GD32F470Vx BGA100 pin definitions

	GD32F470Vx BGA100							
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description				
PE2	B2	I/O	5VT	Default: PE2 Alternate: SPI3_SCK, ETH_MII_TXD3, EXMC_A23, EVENTOUT				
PE3	A1	I/O	5VT	Default: PE3 Alternate: EXMC_A19, EVENTOUT				
PE4	B1	I/O	5VT	Default: PE4 Alternate: SPI3_NSS, EXMC_A20, DCI_D4, TLI_B0, EVENTOUT				
PE5	C2	I/O	5VT	Default: PE5 Alternate: TIMER8_CH0, SPI3_MISO, EXMC_A21, DCI_D6, TLI_G0, EVENTOUT				
PE6	D2	I/O	5VT	Default: PE6 Alternate: TIMER8_CH1, SPI3_MOSI, EXMC_A22, DCI_D7, TLI_G1, EVENTOUT				
VBAT	E2	Р	-	Default: VBAT				
PC13- TAMPER- RTC	C1	I/O	5VT	Default: PC13 Alternate: EVENTOUT Additional: RTC_TAMP0, RTC_OUT, RTC_TS				
PC14- OSC32IN	D1	I/O	5VT	Default: PC14 Alternate: EVENTOUT Additional: OSC32IN				
PC15- OSC32OU T	E1	I/O	5VT	Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT				
VSS	F2	Р	-	Default: VSS				
VDD	G2	Р	-	Default: VDD				



	GD32F470Vx BGA100						
Pin Name	Pins	Pin	I/O	Functions description			
riii Naiile	FIIIS	Type ⁽¹⁾	Level ⁽²⁾	Functions description			
PH0/OSCI				Default: PH0, OSCIN			
N	F1	I/O	5VT	Alternate: EVENTOUT			
IN				Additional: OSCIN			
PH1/OSCO				Default: PH1, OSCOUT			
UT	G1	I/O	5VT	Alternate: EVENTOUT			
				Additional: OSCOUT			
NRST	H2	-	-	Default: NRST			
DO 0	114	1/0	5) (T	Default: PC0			
PC0	H1	I/O	5VT	Alternate: USBHS_ULPI_STP, EVENTOUT			
				Additional: ADC012_IN10 Default: PC1			
				Alternate: SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD,			
PC1	J2	I/O	5VT	ETH_MDC, EVENTOUT			
				Additional: ADC012_IN11			
				Default: PC2			
500	10		5) (T	Alternate: SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR,			
PC2	J3	I/O	5VT	ETH_MII_TXD2, EVENTOUT			
				Additional: ADC012_IN12			
				Default: PC3			
PC3	K2	I/O	5VT	Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT,			
1 00	IXZ	",		ETH_MII_TX_CLK, EXMC_SDCKE0, EVENTOUT			
				Additional: ADC012_IN13			
VSSA	J1	Р	-	Default: VSSA			
VREFN	K1	Р	-	Default: VREFN			
VREFP	L1	Р	-	Default: VREFP			
VDDA	M1	Р	-	Default: VDDA			
				Default: PA0			
				Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,			
PA0-WKUP	L2	I/O	5VT	TIMER7_ETI, USART1_CTS, UART3_TX, ETH_MII_CRS,			
				EVENTOUT			
				Additional: ADC012_IN0, WKUP Default: PA1			
				Alternate: TIMER1_CH1, TIMER4_CH1, SPI3_MOSI,			
PA1	M2	I/O	5VT	USART1_RTS, UART3_RX, ETH_MII_RX_CLK,			
		., 0		ETH_RMII_REF_CLK, EVENTOUT			
				Additional: ADC012_IN1			
				Default: PA2			
PA2	1/2	1/0	EV/T	Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0,			
FA2	K3	I/O	5VT	I2S_CKIN, USART1_TX, ETH_MDIO, EVENTOUT			
				Additional: ADC012_IN2			
				Default: PA3			
PA3	L3	I/O	5VT	Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1,			
		1,0	J V I	I2S1_MCK, USART1_RX, USBHS_ULPI_D0, ETH_MII_COL,			
		1		TLI_B5, EVENTOUT			



	GD32F470Vx BGA100						
		Pin	I/O				
Pin Name	Pins	Type ⁽¹⁾		Functions description			
		J.		Additional: ADC012 IN3			
NC	E3	-	_	-			
				Default: PA4			
PA4	M3	I/O	TTa	Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK, USBHS_SOF, DCI_HSYNC, TLI_VSYNC, EVENTOUT			
				Additional: ADC01_IN4, DAC_OUT0			
PA5	K4	I/O	TTa	Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON, SPI0_SCK, USBHS_ULPI_CK, EVENTOUT Additional: ADC01_IN5, DAC_OUT1			
PA6	L4	I/O	5VT	Default: PA6 Alternate: TIMER0_BRKIN, TIMER2_CH0, TIMER7_BRKIN, SPI0_MISO, I2S1_MCK, TIMER12_CH0, SDIO_CMD, DCI_PIXCLK, TLI_G2, EVENTOUT Additional: ADC01_IN6			
PA7	M4	I/O	5VT	Default: PA7 Alternate: TIMER0_CH0_ON, TIMER2_CH1, TIMER7_CH0_ON, SPI0_MOSI, TIMER13_CH0, ETH_MII_RX_DV, ETH_RMII_CRS_DV, EVENTOUT Additional: ADC01_IN7			
PC4	K5	I/O	5VT	Default: PC4 Alternate: ETH_MII_RXD0, ETH_RMII_RXD0, EVENTOUT Additional: ADC01_IN14			
PC5	L5	I/O	5VT	Default: PC5 Alternate: USART2_RX, ETH_MII_RXD1, ETH_RMII_RXD1, EXMC_SDCKE0, EVENTOUT Additional: ADC01_IN15			
PB0	M5	I/O	5VT	Default: PB0 Alternate: TIMER0_CH1_ON, TIMER2_CH2, TIMER7_CH1_ON, SPI4_SCK, SPI2_MOSI, I2S2_SD, TLI_R3, USBHS_ULPI_D1, ETH_MII_RXD2, SDIO_D1, EVENTOUT Additional: ADC01_IN8, IREF			
PB1	M6	I/O	5VT	Default: PB1 Alternate: TIMER0_CH2_ON, TIMER2_CH3, TIMER7_CH2_ON, SPI4_NSS, TLI_R6, USBHS_ULPI_D2, ETH_MII_RXD3, SDIO_D2, EVENTOUT Additional: ADC01_IN9			
PB2	L6	I/O	5VT	Default: PB2, BOOT1 Alternate:TIMER1_CH3, SPI2_MOSI, I2S2_SD, USBHS_ULPI_D4, SDIO_CK, EVENTOUT			
PE7	M7	I/O	5VT	Default: PE7 Alternate: TIMER0_ETI, UART6_RX, EXMC_D4, EVENTOUT			
PE8	L7	I/O	5VT	Default: PE8			



	GD32F470XX Datasilee							
	GD32F470Vx BGA100							
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description				
				Alternate: TIMER0_CH0_ON, UART6_TX, EXMC_D5, EVENTOUT				
PE9	M8	I/O	5VT	Default: PE9 Alternate: TIMER0_CH0, EXMC_D6, EVENTOUT				
PE10	L8	I/O	5VT	Default: PE10 Alternate: TIMER0_CH1_ON, EXMC_D7, EVENTOUT				
PE11	M9	I/O	5VT	Default: PE11 Alternate:TIMER0_CH1, SPI3_NSS, SPI4_NSS, TLI_G3, EVENTOUT				
PE12	L9	I/O	5VT	Default: PE12 Alternate:TIMER0_CH2_ON, SPI3_SCK, SPI4_SCK, TLI_B4, EVENTOUT				
PE13	M10	I/O	5VT	Default: PE13 Alternate:TIMER0_CH2, SPI3_MISO, SPI4_MISO, TLI_DE, EVENTOUT				
PE14	M11	I/O	5VT	Default: PE14 Alternate:TIMER0_CH3, SPI3_MOSI, SPI4_MOSI, TLI_PIXCLK, EVENTOUT				
PE15	M12	I/O	5VT	Default: PE15 Alternate: TIMER0_BRKIN, TLI_R7, EVENTOUT				
PB10	L10	I/O	5VT	Default: PB10 Alternate:TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK, I2S2_MCK, USART2_TX, USBHS_ULPI_D3, ETH_MII_RX_ER, SDIO_D7, TLI_G4, EVENTOUT				
PB11	K9	I/O	5VT	Default: PB11 Alternate:TIMER1_CH3, I2C1_SDA, I2S_CKIN, USART2_RX, USBHS_ULPI_D4, ETH_MII_TX_EN, ETH_RMII_TX_EN, TLI_G5, EVENTOUT				
NC	L11	Р	-	-				
VSS	F12	Р	-	Default: VSS				
VDD	G12	Р	-	Default: VDD				
PB12	L12	I/O	5VT	Default: PB12 Alternate:TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS, I2S1_WS, SPI3_NSS, USART2_CK, CAN1_RX, USBHS_ULPI_D5, ETH_MII_TXD0, ETH_RMII_TXD0, USBHS_ID, EVENTOUT				
PB13	K12	I/O	5VT	Default: PB13 Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK, SPI3_SCK, USART2_CTS, CAN1_TX, USBHS_ULPI_D6, ETH_MII_TXD1, ETH_RMII_TXD1, EVENTOUT, I2C1_TXFRAME Additional: USBHS_VBUS				
PB14	K11	I/O	5VT	Default: PB14 Alternate:TIMER0_CH1_ON, TIMER7_CH1_ON, SPI1_MISO, I2S1_ADD_SD, USART2_RTS, TIMER11_CH0,				



	GD32F470Vx BGA100						
		Pin	I/O				
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description			
		31		USBHS_DM, EVENTOUT			
				Default: PB15			
PB15	K10	I/O	5VT	Alternate: RTC_REFIN, TIMER0_CH2_ON, TIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1,			
				USBHS_DP, EVENTOUT			
PD9	K8	I/O	5VT	Default: PD9			
				Alternate: USART2_RX, EVENTOUT Default: PD10			
PD10	J12	I/O	5VT	Alternate: USART2_CK, TLI_B3, EVENTOUT			
				Default: PD11			
PD11	J11	I/O	5VT	Alternate: USART2_CTS, EXMC_A16/EXMC_CLE,			
				EVENTOUT			
				Default: PD12			
PD12	J10	I/O	5VT	Alternate: TIMER3_CH0, USART2_RTS,			
				EXMC_A17/EXMC_ALE, EVENTOUT Default: PD13			
PD13	H12	I/O	5VT	Alternate: TIMER3_CH1, EXMC_A18, EVENTOUT			
				Default: PD14			
PD14	H11	I/O	5VT	Alternate: TIMER3_CH2, EXMC_D0, EVENTOUT			
		I/O	5VT	Default: PD15			
PD15	H10			Alternate: TIMER3_CH3, EXMC_D1, EVENTOUT,			
				CTC_SYNC			
D 00	E40	I/O	5VT	Default: PC6			
PC6	E12			Alternate:TIMER2_CH0, TIMER7_CH0, I2S1_MCK, USART5_TX, SDIO_D6, DCI_D0, TLI_HSYNC, EVENTOUT			
				Default: PC7			
				Alternate:TIMER2_CH1, TIMER7_CH1, SPI1_SCK,			
PC7	E11	I/O	5VT	I2S1_CK, I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1,			
				TLI_G6, EVENTOUT			
				Default: PC8			
PC8	E10	I/O	5VT	Alternate: TIMER2_CH2, TIMER7_CH2, USART5_CK,			
				SDIO_D0, DCI_D2, EVENTOUT			
PC9	D12	I/O	5VT	Default: PC9 Alternate:CK_OUT1, TIMER2_CH3, TIMER7_CH3,			
FG9	DIZ	1/0	371	I2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT			
				Default: PA8			
540	544		=\ (T	Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL,			
PA8	D11	I/O	5VT	USART0_CK, USBFS_SOF, SDIO_D1, TLI_R6,			
				EVENTOUT, CTC_SYNC			
				Default: PA9			
PA9	D10	I/O	5VT	Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK,			
		., 5		USARTO_TX, SDIO_D2, DCI_D0, EVENTOUT			
				Additional: USBFS_VBUS Default: PA10			
PA10	C12	I/O	5VT	Alternate:TIMER0_CH2, SPI4_MOSI, USART0_RX,			



	GD32F470Vx BGA100						
		Pin	I/O				
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description			
				USBFS_ID, DCI_D1, EVENTOUT, I2C2_TXFRAME			
				Default: PA11			
PA11	B12	I/O	5VT	Alternate:TIMER0_CH3, SPI3_MISO, USART0_CTS,			
				USART5_TX, CAN0_RX, USBFS_DM, TLI_R4, EVENTOUT			
				Default: PA12			
PA12	A12	I/O	5VT	Alternate:TIMER0_ETI, SPI4_MISO, USART0_RTS,			
				USART5_RX, CAN0_TX, USBFS_DP, TLI_R5, EVENTOUT			
PA13	A11	I/O	5VT	Default: JTMS, SWDIO, PA13			
TAIS	Α11	1/0	371	Alternate: EVENTOUT			
NC	C11	-	-	-			
VSS	F11	Р	-	Default: VSS			
VDD	G11	Р	-	Default: VDD			
DA44	A 4 0	1/0	5\/T	Default: JTCK, SWCLK, PA14			
PA14	A10	I/O	5VT	Alternate: EVENTOUT			
				Default: JTDI, PA15			
PA15	A9	I/O	5VT	Alternate:TIMER1_CH0, TIMER1_ETI, SPI0_NSS,			
				SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT			
				Default: PC10			
PC10	B11	I/O		Alternate:SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX,			
				SDIO_D2, DCI_D8, TLI_R2, EVENTOUT			
		I/O		Default: PC11			
PC11	C10			Alternate:l2S2_ADD_SD, SPI2_MISO, USART2_RX,			
				UART3_RX, SDIO_D3, DCI_D4, EVENTOUT			
			5VT	Default: PC12			
PC12	B10	I/O		Alternate:I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK,			
				UART4_TX, SDIO_CK, DCI_D9, EVENTOUT			
				Default: PD0			
PD0	C9	I/O	5VT	Alternate:SPI3_MISO, SPI2_MOSI, I2S2_SD, CAN0_RX,			
				EXMC_D2, EVENTOUT			
PD1	В9	I/O	5VT	Default: PD1 Alternate: SPI1_NSS, I2S1_WS, CAN0_TX, EXMC_D3,			
PDI	БЭ	1/0	301	EVENTOUT			
				Default: PD2			
PD2	C8	I/O	5VT	Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11,			
1 02	00	1/0	3 7 1	EVENTOUT			
				Default: PD3			
PD3	В8	I/O	5VT	Alternate: SPI1_SCK, I2S1_CK, USART1_CTS, EXMC_CLK,			
. 20		., 0		DCI_D5, TLI_G7, EVENTOUT			
	_			Default: PD4			
PD4	В7	I/O	5VT	Alternate: USART1_RTS, EXMC_NOE, EVENTOUT			
555	4.6		E) (=	Default: PD5			
PD5	A6	I/O	5VT	Alternate: USART1_TX, EXMC_NWE, EVENTOUT			
DDC	D.C	1/0	E\	Default: PD6			
PD6	B6	I/O	5VT	Alternate:SPI2_MOSI, I2S2_SD, USART1_RX,			



	GD32F470Vx BGA100						
		Pin	I/O				
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description			
				EXMC_NWAIT, DCI_D10, TLI_B2, EVENTOUT			
				Default: PD7			
PD7	A5	I/O	5VT	Alternate: USART1_CK, EXMC_NE0, EXMC_NCE1,			
				EVENTOUT			
				Default: JTDO, PB3			
PB3	A8	I/O	5VT	Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK,			
				SPI2_SCK, I2S2_CK, USART0_RX, I2C1_SDA, EVENTOUT			
				Default: JNTRST, PB4 Alternate:TIMER2_CH0, SPI0_MISO, SPI2_MISO,			
PB4	A7	I/O	5VT	I2S2_ADD_SD, I2C2_SDA, SDIO_D0, EVENTOUT,			
				I2C0_TXFRAME			
				Default: PB5			
DDC	O.F.	1/0	5\ /T	Alternate:TIMER2_CH1, I2C0_SMBA, SPI0_MOSI,			
PB5	C5	I/O	5VT	SPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7,			
				ETH_PPS_OUT, EXMC_SDCKE1, DCI_D10, EVENTOUT			
		B5 I/O	5VT	Default: PB6			
PB6	B5			Alternate:TIMER3_CH0, I2C0_SCL, USART0_TX,			
				CAN1_TX, DCI_D5, EVENTOUT			
DD7	D.4		5VT	Default: PB7			
PB7	В4	I/O		Alternate:TIMER3_CH1, I2C0_SDA, USART0_RX, EXMC_NL/EXMC_NADV, DCI_VSYNC, EVENTOUT			
BOOT0	A4	I/O	5VT	Default: BOOT0			
ВООТО		1/0	371	Default: PB8			
				Alternate:TIMER1_CH0, TIMER1_ETI, TIMER3_CH2,			
PB8	A3	I/O	5VT	TIMER9_CH0, I2C0_SCL, SPI4_MOSI, CAN0_RX,			
				ETH_MII_TXD3, SDIO_D4, DCI_D6, TLI_B6, EVENTOUT			
				Default: PB9			
PB9	В3	I/O	5VT	Alternate:TIMER1_CH1, TIMER3_CH3, TIMER10_CH0,			
L D9	ы	1/0	3 7 1	I2C0_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDIO_D5,			
				DCI_D7, TLI_B7, EVENTOUT			
				Default: PE0			
PE0	C3	I/O	5VT	Alternate: TIMER3_ETI, UART7_RX, EXMC_NBL0, DCI_D2,			
				EVENTOUT Default DE4			
DE4	۸۵	1/0	E\/T	Default: PE1 Alternate: TIMER0_CH1_ON, UART7_TX, EXMC_NBL1,			
PE1	A2	I/O	5VT	DCI_D3, EVENTOUT			
VSS	D3	Р	_	Default: VSS			
PDR_ON	H3	Р	-	Default: PDR_ON			
VDD	C4	Р	-	Default: VDD			



2.6.4. GD32F470Vx LQFP100 pin definitions

Table 2-6. GD32F470Vx LQFP100 pin definitions

			G	D32F470Vx LQFP100
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PE2	1	I/O	5VT	Default: PE2 Alternate: SPI3_SCK, ENET_MII_TXD3, EXMC_A23, EVENTOUT
PE3	2	I/O	5VT	Default: PE3 Alternate: EXMC_A19, EVENTOUT
PE4	3	I/O	5VT	Default: PE4 Alternate: SPI3_NSS, EXMC_A20, DCI_D4, TLI_B0, EVENTOUT
PE5	4	I/O	5VT	Default: PE5 Alternate: TIMER8_CH0, SPI3_MISO, EXMC_A21, DCI_D6, TLI_G0, EVENTOUT
PE6	5	I/O	5VT	Default: PE6 Alternate: TIMER8_CH1, SPI3_MOSI, EXMC_A22, DCI_D7, TLI_G1, EVENTOUT
VBAT	6	Р	-	Default: VBAT
PC13- TAMPER- RTC	7	I/O	5VT	Default: PC13 Alternate: EVENTOUT Additional: RTC_TAMP0, RTC_OUT, RTC_TS
PC14- OSC32IN	8	I/O	5VT	Default: PC14 Alternate: EVENTOUT Additional: OSC32IN
PC15- OSC32OU T	9	I/O	5VT	Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT
VSS	10	Р	-	Default: VSS
VDD	11	Р	-	Default: VDD
PH0/OSCI N	12	I/O	5VT	Default: PH0, OSCIN Alternate: EVENTOUT Additional: OSCIN
PH1/OSC OUT	13	I/O	5VT	Default: PH1, OSCOUT Alternate: EVENTOUT Additional: OSCOUT
NRST	14	-	ı	Default: NRST
PC0	15	I/O	5VT	Default: PC0 Alternate: USBHS_ULPI_STP, EVENTOUT Additional: ADC012_IN10
PC1	16	I/O	5VT	Default: PC1 Alternate: SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD, ENET_MDC, EVENTOUT Additional: ADC012_IN11



	GD32F470Vx LQFP100							
		Pin	I/O					
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description				
PC2	17	I/O	5VT	Default: PC2 Alternate: SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR, ENET_MII_TXD2, EVENTOUT Additional: ADC012_IN12				
PC3	18	I/O	5VT	Default: PC3 Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT, ENET_MII_TX_CLK, EVENTOUT Additional: ADC012_IN13				
VDD	19	Р	-	Default: VDD				
VSSA	20	Р	_	Default: VSSA				
VREFP	21	Р	_	Default: VREFP				
VDDA	22	P	_	Default: VDDA				
PA0- WKUP	23	I/O	5VT	Default: PA0 Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI, USART1_CTS, UART3_TX, ENET_MII_CRS, EVENTOUT Additional: ADC012_IN0, WKUP				
PA1	24	I/O	5VT	Default: PA1 Alternate: TIMER1_CH1, TIMER4_CH1, SPI3_MOSI, USART1_RTS, UART3_RX, ENET_MII_RX_CLK, ENET_RMII_REF_CLK, EVENTOUT Additional: ADC012_IN1				
PA2	25	I/O	5VT	Default: PA2 Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0, I2S_CKIN, USART1_TX, ENET_MDIO, EVENTOUT Additional: ADC012_IN2				
PA3	26	I/O	5VT	Default: PA3 Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1, I2S1_MCK, USART1_RX, USBHS_ULPI_D0, ENET_MII_COL, TLI_B5, EVENTOUT Additional: ADC012_IN3				
VSS	27	Р	-	Default: VSS				
VDD	28	Р	-	Default: VDD				
PA4	29	I/O		Default: PA4 Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK, USBHS_SOF, DCI_HSYNC, TLI_VSYNC, EVENTOUT Additional: ADC01_IN4, DAC_OUT0				
PA5	30	I/O		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON, SPI0_SCK, USBHS_ULPI_CK, EVENTOUT Additional: ADC01_IN5, DAC_OUT1				
PA6	31	I/O	5VT	Default: PA6 Alternate: TIMER0_BRKIN, TIMER2_CH0, TIMER7_BRKIN, SPI0_MISO, I2S1_MCK, TIMER12_CH0,				



			G	D32F470Vx LQFP100
Pin Name	Pins	Pin	I/O	Functions description
FIII Name	riii5	Type ⁽¹⁾	Level ⁽²⁾	Functions description
				SDIO_CMD, DCI_PIXCLK, TLI_G2, EVENTOUT
				Additional: ADC01_IN6
				Default: PA7
				Alternate: TIMER0_CH0_ON, TIMER2_CH1,
PA7	32	I/O	5VT	TIMER7_CH0_ON, SPI0_MOSI, TIMER13_CH0,
				ENET_MII_RX_DV, ENET_RMII_CRS_DV, EVENTOUT
				Additional: ADC01_IN7 Default: PC4
				Alternate: ENET_MII_RXD0, ENET_RMII_RXD0,
PC4	33	I/O	5VT	EVENTOUT
				Additional: ADC01_IN14
				Default: PC5
DO.	0.4	1/0	5) (T	Alternate: USART2_RX, ENET_MII_RXD1,
PC5	34	I/O	5VT	ENET_RMII_RXD1, EVENTOUT
				Additional: ADC01_IN15
				Default: PB0
				Alternate: TIMER0_CH1_ON, TIMER2_CH2,
PB0	35	I/O	5VT	TIMER7_CH1_ON, SPI4_SCK, SPI2_MOSI, I2S2_SD,
	PB0 35 1/U			TLI_R3, USBHS_ULPI_D1, ENET_MII_RXD2, SDIO_D1,
				EVENTOUT
				Additional: ADC01_IN8, IREF Default: PB1
				Alternate: TIMER0_CH2_ON, TIMER2_CH3,
PB1	36	I/O	5VT	TIMER7_CH2_ON, SPI4_NSS, TLI_R6, USBHS_ULPI_D2,
		., 0		ENET_MII_RXD3, SDIO_D2, EVENTOUT
				Additional: ADC01_IN9
				Default: PB2, BOOT1
PB2	37	I/O	5VT	Alternate: TIMER1_CH3, SPI2_MOSI, I2S2_SD,
				USBHS_ULPI_D4, SDIO_CK, EVENTOUT
				Default: PE7
PE7	38	I/O	5VT	Alternate: TIMER0_ETI, UART6_RX, EXMC_D4,
				EVENTOUT
DEO	00	1/0	E) /T	Default: PE8
PE8	39	I/O	5VT	Alternate: TIMER0_CH0_ON, UART6_TX, EXMC_D5, EVENTOUT
				Default: PE9
PE9	40	I/O	5VT	Alternate: TIMER0_CH0, EXMC_D6, EVENTOUT
				Default: PE10
PE10	41	I/O	5VT	Alternate: TIMER0_CH1_ON, EXMC_D7, EVENTOUT
				Default: PE11
PE11	42	I/O	5VT	Alternate: TIMER0_CH1, SPI3_NSS, SPI4_NSS,
				EXMC_D8, TLI_G3, EVENTOUT
				Default: PE12
PE12	43	I/O	5VT	Alternate: TIMER0_CH2_ON, SPI3_SCK, SPI4_SCK,
				EXMC_D9, TLI_B4, EVENTOUT



			G	D32F470Vx LQFP100
		Pin	I/O	
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
PE13	44	I/O	5VT	Default: PE13 Alternate: TIMER0_CH2, SPI3_MISO, SPI4_MISO, EXMC_D10, TLI_DE, EVENTOUT
PE14	45	I/O	5VT	Default: PE14 Alternate: TIMER0_CH3, SPI3_MOSI, SPI4_MOSI, EXMC_D11, TLI_PIXCLK, EVENTOUT
PE15	46	I/O	5VT	Default: PE15 Alternate: TIMER0_BRKIN, EXMC_D12, TLI_R7, EVENTOUT
PB10	47	I/O	5VT	Default: PB10 Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK, I2S2_MCK, USART2_TX, USBHS_ULPI_D3, ENET_MII_RX_ER, SDIO_D7, TLI_G4, EVENTOUT
PB11	48	I/O	5VT	Default: PB11 Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN, USART2_RX, USBHS_ULPI_D4, ENET_MII_TX_EN, ENET_RMII_TX_EN, TLI_G5, EVENTOUT
NC	49	-	ı	-
VDD	50	Р	-	Default: VDD
PB12	51	I/O	5VT	Default: PB12 Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS, I2S1_WS, SPI3_NSS, USART2_CK, CAN1_RX, USBHS_ULPI_D5, ENET_MII_TXD0, ENET_RMII_TXD0, USBHS_ID, EVENTOUT
PB13	52	I/O	5VT	Default: PB13 Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK, SPI3_SCK, USART2_CTS, CAN1_TX, USBHS_ULPI_D6, ENET_MII_TXD1, ENET_RMII_TXD1, EVENTOUT, I2C1_TXFRAME Additional: USBHS_VBUS
PB14	53	I/O	5VT	Default: PB14 Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON, SPI1_MISO, I2S1_ADD_SD, USART2_RTS, TIMER11_CH0, USBHS_DM, EVENTOUT
PB15	54	I/O	5VT	Default: PB15 Alternate: RTC_REFIN, TIMER0_CH2_ON, TIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1, USBHS_DP, EVENTOUT
PD8	55	I/O	5VT	Default: PD8 Alternate: USART2_TX, EXMC_D13, EVENTOUT
PD9	56	I/O	5VT	Default: PD9 Alternate: USART2_RX, EXMC_D14, EVENTOUT
PD10	57	I/O	5VT	Default: PD10 Alternate: USART2_CK, EXMC_D15, TLI_B3, EVENTOUT
PD11	58	I/O	5VT	Default: PD11



			G	D32F470Vx LQFP100
		Pin	I/O	
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
				Alternate: USART2_CTS, EXMC_A16/EXMC_CLE,
				EVENTOUT
				Default: PD12
PD12	59	I/O	5VT	Alternate: TIMER3_CH0, USART2_RTS,
				EXMC_A17/EXMC_ALE, EVENTOUT
PD13	60	I/O	5VT	Default: PD13
				Alternate: TIMER3_CH1, EXMC_A18, EVENTOUT
PD14	61	I/O	5VT	Default: PD14
				Alternate: TIMER3_CH2, EXMC_D0, EVENTOUT Default: PD15
PD15	62	I/O	5VT	Alternate: TIMER3_CH3, EXMC_D1, EVENTOUT,
1013	02	1/0	3 7 1	CTC_SYNC
				Default: PC6
				Alternate: TIMER2 CH0, TIMER7 CH0, I2S1 MCK,
PC6	63	I/O	5VT	USART5_TX, SDIO_D6, DCI_D0, TLI_HSYNC,
				EVENTOUT
				Default: PC7
DO7	0.4	1/0	5VT	Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK,
PC7	PC7 64 1/O			I2S1_CK, I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1,
				TLI_G6, EVENTOUT
				Default: PC8
PC8	65	I/O	5VT	Alternate: TIMER2_CH2, TIMER7_CH2, USART5_CK,
				SDIO_D0, DCI_D2, EVENTOUT
				Default: PC9
PC9	66	I/O	5VT	Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3,
				I2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT
				Default: PA8
PA8	67	I/O	5VT	Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL,
				USARTO_CK, USBFS_SOF, SDIO_D1, TLI_R6, EVENTOUT, CTC_SYNC
				Default: PA9
				Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK,
PA9	68	I/O	5VT	I2S1_CK, USART0_TX, SDIO_D2, DCI_D0, EVENTOUT
				Additional: USBFS_VBUS
				Default: PA10
PA10	69	I/O	5VT	Alternate: TIMER0_CH2, SPI4_MOSI, USART0_RX,
				USBFS_ID, DCI_D1, EVENTOUT, I2C2_TXFRAME
				Default: PA11
D 4 4	70	1/0	F\ / T	Alternate: TIMER0_CH3, SPI3_MISO, USART0_CTS,
PA11	70	I/O	5VT	USART5_TX, CAN0_RX, USBFS_DM, TLI_R4,
				EVENTOUT
				Default: PA12
PA12	71	I/O	5VT	Alternate: TIMER0_ETI, SPI4_MISO, USART0_RTS,
1712	/ 1	1/0	371	USART5_RX, CAN0_TX, USBFS_DP, TLI_R5,
				EVENTOUT



			G	D32F470Vx LQFP100									
·-		Pin	I/O										
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description									
				Default: JTMS, SWDIO, PA13									
PA13	72	I/O	5VT	Alternate: EVENTOUT									
NC	73	-	-	-									
VSS	74	Р	-	Default: VSS									
VDD	75	Р	-	Default: VDD									
				Default: JTCK, SWCLK, PA14									
PA14	76	I/O	5VT	Alternate: EVENTOUT									
				Default: JTDI, PA15									
PA15	77	I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS,									
				SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT									
				Default: PC10									
PC10	78	I/O	5VT	Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX,									
				SDIO_D2, DCI_D8, TLI_R2, EVENTOUT									
				Default: PC11									
PC11	79	I/O	5VT	Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX,									
				UART3_RX, SDIO_D3, DCI_D4, EVENTOUT									
2012			_,	Default: PC12									
PC12	80 I/O 5VT			Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK									
				UART4_TX, SDIO_CK, DCI_D9, EVENTOUT									
DDO	04	1/0	5VT	Default: PD0 Alternate: SPI3_MISO, SPI2_MOSI, I2S2_SD, CAN0_RX,									
PD0	81	I/O	371	EXMC_D2, EVENTOUT									
				Default: PD1									
PD1	82	I/O	5VT	Alternate: SPI1_NSS, I2S1_WS, CAN0_TX, EXMC_D3,									
	02	., 0	011	EVENTOUT									
				Default: PD2									
PD2	83	I/O	5VT	Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD,									
				DCI_D11, EVENTOUT									
				Default: PD3									
PD3	84	I/O	5VT	Alternate: SPI1_SCK, I2S1_CK, USART1_CTS,									
				EXMC_CLK, DCI_D5, TLI_G7, EVENTOUT									
PD4	85	I/O	5VT	Default: PD4									
1 54		.,,	371	Alternate: USART1_RTS, EXMC_NOE, EVENTOUT									
PD5	86	I/O	5VT	Default: PD5									
				Alternate: USART1_TX, EXMC_NWE, EVENTOUT									
				Default: PD6									
PD6	87	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, USART1_RX,									
				EXMC_NWAIT, DCI_D10, TLI_B2, EVENTOUT									
DD7	00	1/0	E\ /T	Default: PD7									
PD7	88	I/O	5VT	Alternate: USART1_CK, EXMC_NE0, EXMC_NCE1, EVENTOUT									
		1		Default: JTDO, PB3									
PB3	89	I/O	5VT	Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK,									
	00	"		SPI2_SCK, I2S2_CK, USART0_RX, I2C1_SDA,									



			G	D32F470Vx LQFP100
		Pin	I/O	
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
				EVENTOUT
PB4	90	I/O	5VT	Default: JNTRST, PB4 Alternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO, I2S2 ADD SD, I2C2 SDA, SDIO D0, EVENTOUT,
				I2CO_TXFRAME
PB5	91	I/O	5VT	Default: PB5 Alternate: TIMER2_CH1, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7, ENET_PPS_OUT, DCI_D10, EVENTOUT
PB6	92	I/O	5VT	Default: PB6 Alternate: TIMER3_CH0, I2C0_SCL, USART0_TX, CAN1_TX, DCI_D5, EVENTOUT
PB7	93	I/O	5VT	Default: PB7 Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX, EXMC_NL/EXMC_NADV, DCI_VSYNC, EVENTOUT
воото	94	I/O	5VT	Default: BOOT0
PB8	95	I/O	5VT	Default: PB8 Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2, TIMER9_CH0, I2C0_SCL, SPI4_MOSI, CAN0_RX, ENET_MII_TXD3, SDIO_D4, DCI_D6, TLI_B6, EVENTOUT
PB9	96	I/O	5VT	Default: PB9 Alternate: TIMER1_CH1, TIMER3_CH3, TIMER10_CH0, I2C0_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDIO_D5, DCI_D7, TLI_B7, EVENTOUT
PE0	97	I/O	5VT	Default: PE0 Alternate: TIMER3_ETI, UART7_RX, EXMC_NBL0, DCI_D2, EVENTOUT
PE1	98	I/O	5VT	Default: PE1 Alternate: TIMER0_CH1_ON, UART7_TX, EXMC_NBL1, DCI_D3, EVENTOUT
VSS	99	Р	-	Default: VSS
VDD	100	Р	-	Default: VDD

Notes:


- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.



2.6.5. GD32F470xx pin alternate functions

Table 2-7. Port A alternate functions summary

				iale fullo			ı			I	ı					
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PA0		TIMER1_C H0/TIMER 1_ETI	TIMER4_C H0	TIMER7_E TI				USART1_ CTS	UART3_T X			ENET_MII _CRS				EVENTOU T
PA1		TIMER1_C H1	TIMER4_C H1			SPI3_MOS I		USART1_ RTS	UART3_R X			ENET_MII _RX_CLK/ ENET_RM II_REF_CL K				EVENTOU T
PA2		TIMER1_C H2	TIMER4_C H2	TIMER8_C H0		I2S_CKIN		USART1_ TX				ENET_MD IO				EVENTOU T
PA3		TIMER1_C H3	TIMER4_C H3	TIMER8_C H1		I2S1_MCK		USART1_ RX			USBHS_U LPI_D0	ENET_MII _COL			TLI_B5	EVENTOU T
PA4						SPI0_NSS	SPI2_NSS /I2S2_WS	USART1_ CK					USBHS_S OF	DCI_HSY NC	TLI_VSYN C	EVENTOU T
PA5		TIMER1_C H0/TIMER 1_ETI		TIMER7_C H0_ON		SPI0_SCK					USBHS_U LPI_CK					EVENTOU T
PA6			TIMER2_C H0	TIMER7_B RKIN		SPI0_MIS O	I2S1_MCK			TIMER12_ CH0			SDIO_CM D	DCI_PIXC LK	TLI_G2	EVENTOU T
PA7		TIMER0_C H0_ON	TIMER2_C H1	TIMER7_C H0_ON		SPI0_MOS				TIMER13_ CH0		ENET_MII _RX_DV/E NET_RMII _CRS_DV	EXMC_SD NWE			EVENTOU T
PA8	CK_OUT0	TIMER0_C H0			I2C2_SCL			USART0_ CK		CTC_SYN C	USBFS_S OF		SDIO_D1		TLI_R6	EVENTOU T
PA9		TIMER0_C H1			I2C2_SMB A	SPI1_SCK /I2S1_CK		USART0_ TX					SDIO_D2	DCI_D0		EVENTOU T
PA10		TIMER0_C H2			I2C2_TXF RAME		SPI4_MOS I	USART0_ RX			USBFS_ID			DCI_D1		EVENTOU T
PA11		TIMER0_C H3					SPI3_MIS O	USART0_ CTS	USART5_ TX	CAN0_RX	USBFS_D M				TLI_R4	EVENTOU T
PA12		TIMER0_E TI					SPI4_MIS O	USART0_ RTS	USART5_ RX	CAN0_TX	USBFS_D P				TLI_R5	EVENTOU T
PA13	JTMS/SW DIO															EVENTOU T






Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PA14	JTCK/SW															EVENTOU
. , , , ,	CLK															Т
PA15		TIMER1_C H0/TIMER 1_ETI				SPI0_NSS	SPI2_NSS /I2S2_WS									EVENTOU T

Table 2-8. Port B alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PB0	-		TIMER2_C H2				SPI4_SCK	SDI2 MOS		TLI_R3	USBHS_U LPI D1	ENET_MII RXD2	SDIO_D1			EVENTOU
PB1			TIMER2_C				SPI4_NSS			TLI_R6	USBHS_U LPI_D2		SDIO_D2			EVENTOU T
PB2		TIMER1_C H3		_				SPI2_MOS I/I2S2_SD			USBHS_U LPI_D4	_	SDIO_CK			EVENTOU T
PB3	JTDO/TRA CESWO	TIMER1_C H1				SPI0_SCK	SPI2_SCK /I2S2_CK	USART0_ RX		I2C1_SDA						EVENTOU T
PB4	NJTRST		TIMER2_C H0		I2C0_TXF RAME	SPI0_MIS O	SPI2_MIS O	I2S2_ADD _SD		I2C2_SDA			SDIO_D0			EVENTOU T
PB5			TIMER2_C H1		I2C0_SMB A	SPI0_MOS I	SPI2_MOS I/I2S2_SD			CAN1_RX	USBHS_U LPI_D7	ENET_PP S_OUT	EXMC_SD CKE1	DCI_D10		EVENTOU T
PB6			TIMER3_C H0		I2C0_SCL			USARTO_ TX		CAN1_TX			EXMC_SD NE1	DCI_D5		EVENTOU T
PB7			TIMER3_C H1		I2C0_SDA			USARTO_ RX					EXMC_NL/ EXMC_NA DV			EVENTOU T
PB8		TIMER1_C H0/TIMER 1_ETI	TIMER3_C H2	TIMER9_C H0	I2C0_SCL		SPI4_MOS I			CAN0_RX		ENET_MII _TXD3	SDIO_D4	DCI_D6	TLI_B6	EVENTOU T
PB9		TIMER1_C H1	TIMER3_C H3	TIMER10_ CH0	I2C0_SDA	SPI1_NSS /I2S1_WS				CAN0_TX			SDIO_D5	DCI_D7	TLI_B7	EVENTOU T
PB10		TIMER1_C H2			I2C1_SCL	SPI1_SCK /I2S1_CK		USART2_ TX			USBHS_U LPI_D3	ENET_MII _RX_ER	SDIO_D7		TLI_G4	EVENTOU T
PB11		TIMER1_C H3			I2C1_SDA	I2S_CKIN		USART2_ RX			USBHS_U LPI_D4	ENET_MII _TX_EN/E NET_RMII _TX_EN			TLI_G5	EVENTOU T
PB12		TIMER0_B RKIN			I2C1_SMB A	SPI1_NSS /I2S1_WS	SPI3_NSS	USART2_ CK		CAN1_RX	USBHS_U LPI_D5	ENET_MII _TXD0/EN ET_RMII_ TXD0	USBHS_ID			EVENTOU T






Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PB13		TIMER0_C H0_ON			I2C1_TXF RAME	SPI1_SCK /I2S1_CK	SPI3_SCK	USART2_ CTS		CAN1_TX		ENET_MII _TXD1/EN ET_RMII_ TXD1				EVENTOU T
PB14		TIMER0_C H1_ON		TIMER7_C H1_ON		SPI1_MIS O	I2S1_ADD _SD	USART2_ RTS		TIMER11_ CH0			USBHS_D M			EVENTOU T
PB15	RTC_REFI N	TIMER0_C H2_ON		TIMER7_C H2_ON		SPI1_MOS I/I2S1_SD				TIMER11_ CH1			USBHS_D P			EVENTOU T

Table 2-9. Port C alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PC0											USBHS_U		EXMC_SD			EVENTOU
						ODIO 1400		001/ 1400			LPI_STP		NWE			T
PC1						SPI2_MOS I/I2S2_SD		SPI1_MOS I/I2S1_SD				ENET_MD C				EVENTOU T
							I2S1_ADD				USBHS_U	_	EXMC_SD			EVENTOU
PC2						0	_SD				LPI DIR	TXD2	NE0			T
Boo						SPI1_MOS					USBHS_U		EXMC_SD			EVENTOU
PC3						I/I2S1_SD					LPI_NXT	_TX_CLK	CKE0			Т
												ENET_MII				
PC4													EXMC_SD			EVENTOU
												ET_RMII_ RXD0	NE0			Т
												ENET MII				
								USART2_				_	EXMC_SD			EVENTOU
PC5								RX				ET_RMII_	CKE0			Т
												RXD1				
PC6			TIMER2_C			I2S1 MCK			USART5_				SDIO D6	DCI D0		EVENTOU
			H0	H0		_			TX						С	T
PC7			H1	TIMER7_C H1		SPI1_SCK /I2S1_CK	I2S2_MCK		USART5_ RX				SDIO_D7	DCI_D1	TLI_G6	EVENTOU
				TIMER7_C		/1231_CK			USART5_							EVENTOU
PC8			H2	H2					CK				SDIO_D0	DCI_D2		T
200	014 01174			TIMER7_C	1000 004	100 01/11							0010 04	DOI DO		EVENTOU
PC9	CK_OUT1		H3	H3	12C2_SDA	I2S_CKIN							SDIO_D1	DCI_D3		Т
PC10							SPI2_SCK		UART3_T				SDIO_D2	DCI D8	TLI R2	EVENTOU
1 010							/I2S2_CK	TX	Х				ODIO_DZ	DOI_D0	TEI_IXE	Т
PC11						I2S2_ADD			UART3_R				SDIO_D3	DCI_D4		EVENTOU
						SD	0	RX USART2	X LIADTA T							EVENTOU
PC12					I2C1_SDA		1/12S2_SD		UART4_T X				SDIO_CK	DCI_D9		T






Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PC13																EVENTOU T
PC14																EVENTOU T
PC15																EVENTOU T

Table 2-10. Port D alternate functions summary

			on D anter	ilato iaii		<u></u>										
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PD0						SPI3_MIS O	SPI2_MOS I/I2S2_SD			CAN0_RX			EXMC_D2			EVENTOU T
PD1								SPI1_NSS /I2S1_WS		CAN0_TX			EXMC_D3			EVENTOU T
PD2			TIMER2_E TI						UART4_R X				SDIO_CM D	DCI_D11		EVENTOU T
PD3						SPI1_SCK /I2S1_CK		USART1_ CTS					EXMC_CL K	DCI_D5	TLI_G7	EVENTOU T
PD4								USART1_ RTS					EXMC_NO E			EVENTOU T
PD5								USART1_ TX					EXMC_N WE			EVENTOU T
PD6						SPI2_MOS I/I2S2_SD		USART1_ RX					EXMC_N WAIT	DCI_D10	TLI_B2	EVENTOU T
PD7								USART1_ CK					EXMC_NE 0/EXMC_N CE1			EVENTOU T
PD8								USART2_ TX					EXMC_D1			EVENTOU T
PD9								USART2_ RX					EXMC_D1 4			EVENTOU T
PD10								USART2_ CK					EXMC_D1 5		TLI_B3	EVENTOU T
PD11								USART2_ CTS					EXMC_A1 6/EXMC_C LE			EVENTOU T
PD12			TIMER3_C H0					USART2_ RTS					EXMC_A1 7/EXMC_A LE			EVENTOU T





Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PD13			TIMER3_C H1										EXMC_A1 8			EVENTOU T
PD14			TIMER3_C H2										EXMC_D0			EVENTOU T
PD15	CTC_SYN C		TIMER3_C H3										EXMC_D1			EVENTOU T

Table 2-11. Port E alternate functions summary

		_		nate ran		· · · · · · · · · · · · · · · · · · ·										_
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PE0			TIMER3_E TI						UART7_R X				EXMC_NB L0	DCI_D2		EVENTOU T
PE1		TIMER0_C H1_ON							UART7_T X				EXMC_NB L1	DCI_D3		EVENTOU T
PE2						SPI3_SCK						ENET_MII _TXD3	EXMC_A2			EVENTOU T
PE3													EXMC_A1 9			EVENTOU T
PE4						SPI3_NSS							EXMC_A2 0	DCI_D4	TLI_B0	EVENTOU T
PE5				TIMER8_C H0		SPI3_MIS O							EXMC_A2 1	DCI_D6	TLI_G0	EVENTOU T
PE6				TIMER8_C H1		SPI3_MOS							EXMC_A2 2	DCI_D7	TLI_G1	EVENTOU T
PE7		TIMER0_E TI							UART6_R X				EXMC_D4			EVENTOU T
PE8		TIMER0_C H0_ON							UART6_T X				EXMC_D5			EVENTOU T
PE9		TIMER0_C H0											EXMC_D6			EVENTOU T
PE10		TIMER0_C H1_ON											EXMC_D7			EVENTOU T
PE11		TIMER0_C H1				SPI3_NSS	SPI4_NSS						EXMC_D8		TLI_G3	EVENTOU T
PE12		TIMER0_C H2_ON				SPI3_SCK	SPI4_SCK						EXMC_D9		TLI_B4	EVENTOU T



Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PE13		TIMER0_C H2				SPI3_MIS O	SPI4_MIS O						EXMC_D1 0		TLI_DE	EVENTOU T
PE14		TIMER0_C H3				SPI3_MOS I	SPI4_MOS I						EXMC_D1 1		TLI_PIXCL K	EVENTOU T
PE15		TIMER0_B RKIN											EXMC_D1 2		TLI_R7	EVENTOU T

Table 2-12. Port F alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PF0	CTC_SYN C				I2C1_SDA								EXMC_A0			EVENTOU T
PF1					I2C1_SCL								EXMC_A1			EVENTOU T
PF2					I2C1_SMB A								EXMC_A2			EVENTOU T
PF3					I2C1_TXF RAME								EXMC_A3			EVENTOU T
PF4													EXMC_A4			EVENTOU T
PF5													EXMC_A5			EVENTOU T
PF6				TIMER9_C H0		SPI4_NSS			UART6_R X				EXMC_NI ORD			EVENTOU T
PF7				TIMER10_ CH0		SPI4_SCK			UART6_T X				EXMC_NR EG			EVENTOU T
PF8						SPI4_MIS O				TIMER12_ CH0			EXMC_NI OWR			EVENTOU T
PF9						SPI4_MOS I				TIMER13_ CH0			EXMC_CD			EVENTOU T
PF10													EXMC_IN TR	DCI_D11	TLI_DE	EVENTOU T
PF11						SPI4_MOS I							EXMC_SD NRAS	DCI_D12		EVENTOU T
PF12													EXMC_A6			EVENTOU T



Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PF13													EXMC_A7			EVENTOU T
PF14													EXMC_A8			EVENTOU T
PF15													EXMC_A9			EVENTOU T

Table 2-13. Port G alternate functions summary

				mate ran		· · · · · · · · · · · · · · · · · · ·										
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PG0													EXMC_A1 0			EVENTOU T
PG1													EXMC_A1 1			EVENTOU T
PG2													EXMC_A1			EVENTOU T
PG3													EXMC_A1			EVENTOU T
PG4													EXMC_A1			EVENTOU T
PG5													EXMC_A1 5			EVENTOU T
PG6													EXMC_IN T1	DCI_D12	TLI_R7	EVENTOU T
PG7									USART5_ CK				EXMC_IN T2	DCI_D13	TLI_PIXCL K	EVENTOU T
PG8						SPI5_NSS			USART5_ RTS				EXMC_SD CLK			EVENTOU T
PG9									USART5_ RX				EXMC_NE 1/EXMC_N CE2	DCI_VSYN C		EVENTOU T
PG10						SPI5_IO2				TLI_G3			EXMC_NC E3_0/EXM C_NE2		TLI_B2	EVENTOU T
PG11							SPI3_SCK					ENET_MII _TX_EN/E NET_RMII _TX_EN	EXMC_NC	DCI_D3	TLI_B3	EVENTOU T
PG12						SPI5_MIS O	SPI3_MIS O		USART5_ RTS	TLI_B4			EXMC_NE 3		TLI_B1	EVENTOU T



Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PG13						SPI5_SCK	SPI3_MOS I		USART5_ CTS			ENET_MII _TXD0/EN ET_RMII_ TXD0	EXMC_A2			EVENTOU T
PG14						SPI5_MOS I	SPI3_NSS		USART5_ TX			ENET_MII _TXD1/EN ET_RMII_ TXD1	EXMC_A2 5			EVENTOU T
PG15									USART5_ CTS				EXMC_SD NCAS	DCI_D13		EVENTOU T

Table 2-14. Port H alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
РН0																EVENTOU T
PH1																EVENTOU T
PH2												ENET_MII _CRS	EXMC_SD CKE0		TLI_R0	EVENTOU T
PH3					I2C1_TXF RAME							ENET_MII _COL	EXMC_SD NE0		TLI_R1	EVENTOU T
PH4					I2C1_SCL						USBHS_U LPI_NXT					EVENTOU T
PH5					I2C1_SDA	SPI4_NSS							EXMC_SD NWE			EVENTOU T
PH6					I2C1_SMB A	SPI4_SCK				TIMER11_ CH0		ENET_MII _RXD2	EXMC_SD NE1	DCI_D8		EVENTOU T
PH7					I2C2_SCL	SPI4_MIS O						ENET_MII _RXD3	EXMC_SD CKE1	DCI_D9		EVENTOU T
PH8					I2C2_SDA								EXMC_D1 6	DCI_HSY NC	TLI_R2	EVENTOU T
PH9					I2C2_SMB A					TIMER11_ CH1			EXMC_D1 7	DCI_D0	TLI_R3	EVENTOU T
PH10			TIMER4_C H0		I2C2_TXF RAME								EXMC_D1 8	DCI_D1	TLI_R4	EVENTOU T
PH11			TIMER4_C H1										EXMC_D1 9	DCI_D2	TLI_R5	EVENTOU T



Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PH12			TIMER4_C H2										EXMC_D2 0	DCI_D3	TLI_R6	EVENTOU T
PH13				TIMER7_C H0_ON						CAN0_TX			EXMC_D2 1		TLI_G2	EVENTOU T
PH14				TIMER7_C H1_ON									EXMC_D2 2	DCI_D4	TLI_G3	EVENTOU T
PH15				TIMER7_C H2_ON									EXMC_D2 3	DCI_D11	TLI_G4	EVENTOU T

Table 2-15. Port I alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PI0			TIMER4_C			SPI1_NSS /I2S1_WS							EXMC_D2 4	DCI_D13	TLI_G5	EVENTOU T
PI1						SPI1_SCK /I2S1_CK							EXMC_D2 5	DCI_D8	TLI_G6	EVENTOU T
PI2				TIMER7_C H3		SPI1_MIS O	I2S1_ADD _SD						EXMC_D2 6	DCI_D9	TLI_G7	EVENTOU T
PI3				TIMER7_E TI		SPI1_MOS I/I2S1_SD							EXMC_D2 7	DCI_D10		EVENTOU T
PI4				TIMER7_B RKIN									EXMC_NB L2	DCI_D5	TLI_B4	EVENTOU T
PI5				TIMER7_C H0									EXMC_NB L3	DCI_VSYN C	TLI_B5	EVENTOU T
PI6				TIMER7_C H1									EXMC_D2 8	DCI_D6	TLI_B6	EVENTOU T
PI7				TIMER7_C H2									EXMC_D2 9	DCI_D7	TLI_B7	EVENTOU T
PI8																EVENTOU T
PI9										CAN0_RX			EXMC_D3 0		TLI_VSYN C	EVENTOU T
PI10												ENET_MII _RX_ER	EXMC_D3 1		TLI_HSYN C	EVENTOU T
PI11											USBHS_U LPI_DIR					EVENTOU T



3. Functional description

3.1. Arm[®] Cortex[®]-M4 core

The Arm® Cortex®-M4 processor is a high performance embedded processor with DSP instructions which allow efficient signal processing and complex algorithm execution. It brings an efficient, easy-to-use blend of control and signal processing capabilities to meet the digital signal control markets demand. The processor is highly configurable enabling a wide range of implementations from those requiring floating point operations, memory protection and powerful trace technology to cost sensitive devices requiring minimal area, while delivering outstanding computational performance and an advanced system response to interrupts.

32-bit Arm® Cortex®-M4 processor core

- Up to 240 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Floating Point Unit (FPU)
- Integrated DSP instructions
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M4 processor is based on the Armv7-M architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M4:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Memory Protection Unit (MPU)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

3.2. On-chip memory

- Up to 3072 Kbytes of Flash memory, including code Flash and data Flash.
- The region of the MCU executing instructions without waiting time is up to 1024K bytes (in case that Flash size equal to 512K, all memory is no waiting time). A long delay when CPU fetches the instructions out of the range.
- 256 KB to 768 KB of SRAM.

The Arm® Cortex®-M4 processor is structured in Harvard architecture which can use separate



buses to fetch instructions and load/store data. 3072 Kbytes of inner Flash at most, which includes code Flash and data Flash is available for storing programs and data, and there is no waiting time within code Flash area when CPU executes instructions. Up to 768 Kbytes of inner SRAM is composed of SRAM0 (112KB), SRAM1 (16KB), and SRAM2 (64KB) and ADDSRAM (512KB) that can be accessed at same time, and including 64 KB of TCM (tightly-coupled memory) data RAM that can be accessed only by the data bus of the Cortex®-M4 core. The additional 4KB of backup SRAM (BKP SRAM) is implemented in the backup domain, which can keep its content even when the V_{DD} power supply is down. <u>Table 2-2. GD32F470xx</u> <u>memory map</u> shows the memory map of the GD32F470xx series of devices, including Flash, SRAM, peripheral, and other pre-defined regions.

3.3. Clock, reset and supply management

- Internal 16 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 48 MHz RC oscillator
- Internal 32 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the two AHB domains are 240 MHz. The maximum frequency of the two APB domains including APB1 is 60 MHz and APB2 is 120 MHz. See <u>Figure 2-6.</u>

<u>GD32F470xx clock tree</u> for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 2.4 V and down to 1.8V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through VDD pins.
- V_{SSA}, V_{DDA} range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. VDDA and VSSA must be connected to VDD and VSS, respectively.
- V_{BAT} range: 1.8 to 3.6 V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V_{DD} is not present.



3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

The boot loader is located in the internal 30KB of information blocks for the boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10), USART2 (PB10 and PB11, or PC10 and PC11), and USBFS (PA9, PA10, PA11 and PA12) in device mode. It also can be used to transfer and update the Flash memory code, the data and the vector table sections. In default condition, boot from bank 0 of Flash memory is selected. It also supports to boot from bank 1 of Flash memory by setting a bit in option bytes.

3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

■ Deep-sleep mode

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC16M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, RTC Tamper and TimeStamp event, the LVD output, ENET wakeup, RTC wakeup and USB wakeup. When exiting the deep-sleep mode, the IRC16M is selected as the system clock.

Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC16M, HXTAL and PLL are disabled. The contents of SRAM and registers (except backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC, the FWDGT reset, and the rising edge on WKUP pin.

3.6. Analog to digital converter (ADC)

■ 12-bit SAR ADC's conversion rate is up to 2.6 MSPS



- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Input voltage range: V_{SSA} to V_{DDA} (2.6 V ≤ V_{DDA} ≤ 3.6 V)
- Temperature sensor

Up to three 12-bit 2.6 MSPS multi-channel ADCs are integrated in the device. It has a total of 19 multiplexed channels: 16 external channels, 1 channel for internal temperature sensor (V_{SENSE}), 1 channel for internal reference voltage (V_{REFINT}) and 1 channel for external battery power supply (V_{BAT}). The input voltage range is between 2.6 V and 3.6 V. An on-chip hardware oversampling scheme improves performance while off-loading the related computational burden from the CPU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.

The ADC can be triggered from the events generated by the general level 0 timers (TIMERx) and the advanced timers (TIMER0 and TIMER7) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage in a digital value.

3.7. Digital to analog converter (DAC)

- Two 12-bit DAC converter of independent output channel
- 8-bit or 12-bit mode in conjunction with the DMA controller

The 12-bit buffered DAC channel is used to generate variable analog outputs. The DACs are designed with integrated resistor strings structure. The DAC channels can be triggered by the timer update outputs or EXTI with DMA support. The maximum output value of the DAC is VREFP.

3.8. DMA

- 16 channels DMA controller and each channel are configurable (8 for DMA0 and 8 for DMA1)
- Support independent 8, 16, 32-bit memory and peripheral transfer
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs, UARTs, DAC, I2S, SDIO and DCI

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel



requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.9. General-purpose inputs/outputs (GPIOs)

- Up to 140 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 140 general purpose I/O pins (GPIO) in GD32F470xx, named PA0 ~ PA15, PB0 ~ PB15, PC0 ~ PC15, PD0 ~ PD15, PE0 ~ PE15, PF0 ~ PF15, PG0 ~ PG15, PH0 ~ PH15 and PI0 ~ PI11 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

3.10. Timers and PWM generation

- Two 16-bit advanced timer (TIMER0 & TIMER7), eight 16-bit general timers (TIMER2, TIMER3, TIMER8 ~ TIMER13), two 32-bit general timers (TIMER1 & TIMER4) and two 16-bit basic timer (TIMER5 & TIMER6)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced timer (TIMER0 & TIMER7) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge-aligned or center-aligned counting modes) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer, can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as a single pulse generation



or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 & TIMER4 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2 & TIMER3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER8 ~ TIMER13 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5 & TIMER6, are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32F470xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler. It is clocked from an independent 32 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.11. Real time clock (RTC) and backup registers

- Independent binary-coded decimal (BCD) format timer/counter with twenty 32-bit backup registers.
- Calendar with sub-second, seconds, minutes, hours, week day, date, year and month automatically correction
- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 1 ppm resolution for compensation of quartz crystal inaccuracy.

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. A prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 KHz from external crystal oscillator.



3.12. Inter-integrated circuit (I2C)

- Up to three I2C bus interfaces can support both master and slave mode with a frequency up to 400 KHz (Fast mode)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides transfer rate of up to 100 KHz in standard mode and up to 400 KHz in fast mode. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

3.13. Serial peripheral interface (SPI)

- Up to six SPI interfaces with a frequency of up to 30 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking
- Quad wire configuration available in master mode (only in SPI5)

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking. Quad-SPI master mode is also supported in SPI5 (SPI5 is not available in GD32F470Vx series).

3.14. Universal synchronous/asynchronous receiver transmitter (USART/UART)

- Up to four USARTs and four UARTs with operating speed up to 15 MHz
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1, USART2, USART5) and UART (UART3, UART4, UART6, UART7) are used to transfer data between parallel and serial interfaces, provides a flexible



full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART/UART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART/UART transmitter and receiver. The USART/UART also supports DMA function for high speed data communication.

3.15. Inter-IC sound (I2S)

- Two I2S bus Interfaces with sampling frequency from 8 KHz to 192 KHz, multiplexed with SPI1 and SPI2
- Support either master or slave mode Audio
- Sampling frequencies from 8 KHz up to 192 KHz are supported

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 4-wire serial lines. GD32F470xx contain an I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1 and SPI2. The audio sampling frequencies from 8 KHz to 192 KHz is supported.

3.16. Universal serial bus full-speed interface (USBFS)

- One USB device/host/OTG full-speed Interface with frequency up to 12 Mbit/s
- Internal 48 MHz oscillator support crystal-less operation
- Internal main PLL for USB CLK compliantly
- Internal USBFS PHY support

The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers. Transaction formatting is performed by the hardware, including CRC generation and checking. It supports both host and device modes, as well as OTG mode with Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The controller contains a full-speed USB PHY internal. For full-speed or low-speed operation, no more external PHY chip is needed. It supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. The required precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use an HXTAL crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode that allows crystal-less operation.

3.17. Universal serial bus high-speed interface (USBHS)

- One USB device/host/OTG high-speed Interface with frequency up to 480 Mbit/s
- An external PHY device connected to the ULPI is required when using in HS mode

USBHS supports both host and device modes, as well as OTG mode with Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The controller provides ULPI interface



for external USB PHY integration and it also contains a full-speed USB PHY internal. For full-speed or low-speed operation, no more external PHY chip is needed. It supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. HUB connection is supported when USBHS operates at high-speed in host mode. There is also a DMA engine operating as an AHB bus master in USBHS to speed up the data transfer between USBHS and system.

3.18. Controller area network (CAN)

- Two CAN2.0B interface with communication frequency up to 1 Mbit/s
- Internal main PLL for CAN CLK compliantly

Controller area network (CAN) is a method for enabling serial communication in field bus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three message deep for reception. It also provides 28 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others.

3.19. Ethernet (ENET)

- IEEE 802.3 compliant media access controller (MAC) for Ethernet LAN
- 10/100 Mbit/s rates with dedicated DMA controller and SRAM
- Support hardware precision time protocol (PTP) with conformity to IEEE 1588

The Ethernet media access controller (MAC) conforms to IEEE 802.3 specifications and fully supports IEEE 1588 standards. The embedded MAC provides the interface to the required external network physical interface (PHY) for LAN bus connection via an internal media independent interface (MII) or a reduced media independent interface (RMII). The number of MII signals provided up to 16 with 25 MHz output and RMII up to 7 with 50 MHz output. The function of 32-bit CRC checking is also available.

3.20. External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM, ROM and NOR-Flash, NAND Flash and CF card, SDRAM with up to 32-bit data bus
- Provide ECC calculating hardware module for NAND Flash memory block
- Two SDRAM banks with independent configuration, up to 13-bits Row Address, 11-bits Column Address, 2-bits internal banks address
- SDRAM Memory size: 4x16Mx32bit (256 MB), 4x16Mx16bit (128 MB), 4x16Mx8bit (64 MB)

External memory controller (EXMC) is an abbreviation of external memory controller. It is



divided in to several sub-banks for external device support, each sub-bank has its own chip selection signal but at one time, only one bank can be accessed. The EXMC supports code execution from external memory except NAND Flash and CF card. The EXMC also can be configured to interface with the most common LCD module of Motorola 6800 and Intel 8080 series and reduce the system cost and complexity.

The EXMC of GD32F470xx in LQFP144 & BGA176 package also supports synchronous dynamic random access memory (SDRAM). It translates AHB transactions into the appropriate SDRAM protocol, and meanwhile, makes sure the access time requirements of the external SDRAM devices are satisfied.

3.21. Secure digital input and output card interface (SDIO)

■ Support SD2.0/SDIO2.0/MMC4.2 host interface

The Secure Digital Input and Output Card Interface (SDIO) provides access to external SD memory cards specifications version 2.0, SDIO card specification version 2.0 and multi-media card system specification version 4.2 with DMA supported. In addition, this interface is also compliant with CE-ATA digital protocol rev1.1.

3.22. TFT LCD interface (TLI)

- 24-bit RGB Parallel Pixel Output; 8 bits-per-pixel (RGB888)
- Supports up to XVGA (1024x768) resolution
- 2 display layers with dedicated FIFO (64x32-bit)

The TFT LCD interface provides a parallel digital RGB (Red, Green and Blue) and signals for horizontal, vertical synchronization, Pixel Clock and Data Enable as output to interface directly to a variety of LCD (Liquid Crystal Display) and TFT (Thin Film Transistor) panels. A built-in DMA engine continuously move data from system memory to TLI and then, output to an external LCD display. Two separate layers are supported in TLI, as well as layer window and blending function.

3.23. Image processing accelerator (IPA)

- Copy one source image to the destination image
- Convert one source image to the destination image with specific pixel format
- Convert and blend two source images to the destination image with specific pixel format
- Fill up the destination image with a specific color

The Image processing accelerator (IPA) provides a configurable and flexible image format conversion from one or two source image to the destination image. Eleven pixel formats from 4-bit up to 32-bit per pixel independently for the two source images and five pixel formats from 16-bit up to 32-bit per pixel for the destination image are supported. Two 256*32 bits Look-



Up Tables (LUT) separately for the two source images are implemented for the indirect pixel formats.

3.24. Digital camera interface (DCI)

- Digital video/picture capture
- 8/10/12/14 data width supported
- High transfer efficiency with DMA interface
- Video/picture crop supported
- Various pixel formats supported including JPEG/YCrCb/RGB
- Hard/embedded synchronous signals supported

DCI is an 8-bit to 14-bit parallel interface that able to capture video or picture from a camera via Digital Camera Interface. It supports 8/10/12/14 bits data width through DMA operation.

3.25. Debug mode

■ Serial wire JTAG debug port (SWJ-DP)

The Arm® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

3.26. Package and operation temperature

- BGA176 (GD32F470Ix), LQFP144 (GD32F470Zx), BGA100 (GD32F470Vx) and LQFP100 (GD32F470Vx)
- Operation temperature range: -40°C to +85°C (industrial level) for grade 6 devices, and -40°C to +105°C (industrial level) for grade 7 devices



4. Electrical characteristics

4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings(1)(4)

Symbol	Parameter	Min	Max	Unit
V_{DD}	External voltage range ⁽²⁾	V _{SS} - 0.3	V _{SS} + 3.6	V
V_{DDA}	External analog supply voltage	V _{SSA} - 0.3	V _{SSA} + 3.6	V
V _{BAT}	External battery supply voltage	V _{SS} - 0.3	V _{SS} + 3.6	>
Vin	Input voltage on 5V tolerant pin ⁽³⁾	V _{SS} - 0.3	V _{DD} + 3.6	٧
VIN	Input voltage on other I/O	V _{SS} - 0.3	3.6	V
AV _{DDX}	ΔV _{DDX} Variations between different VDD power pins		50	mV
Vssx -Vss	Variations between different ground pins	_	50	mV
lio	Maximum current for GPIO pins	_	±25	mA
_	Operating temperature range for grade 6 device	-40	+85	°C
T _A	Operating temperature range for grade 7 device	-40	+105	
	Power dissipation at T _A = 85°C of BGA176 ⁽⁵⁾	_	888	
	Power dissipation at T _A = 85°C of LQFP144 ⁽⁵⁾	_	820	
В	Power dissipation at T _A = 85°C of BGA100 ⁽⁵⁾	_	511	mW
P _D	Power dissipation at T _A = 85°C of LQFP100 ⁽⁵⁾	_	697	TTIVV
	Power dissipation at T _A = 105°C of LQFP144 ⁽⁵⁾	_	410	
	Power dissipation at T _A = 105°C of LQFP100 ⁽⁵⁾	_	348	
T _{STG}	Storage temperature range	-65	+150	°C
TJ	Maximum junction temperature	_	125	°C

⁽¹⁾ Guaranteed by design, not tested in production.

4.2. Recommended DC characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V _{DD}	Supply voltage	_	2.6	3.3	3.6	V
V_{DDA}	Analog supply voltage	Same as V _{DD}	2.6	3.3	3.6	V

⁽²⁾ All main power and ground pins should be connected to an external power source within the allowable range.

⁽³⁾ V_{IN} maximum value cannot exceed 5.5 V.

⁽⁴⁾ It is recommended that V_{DD} and V_{DDA} are powered by the same source. The maximum difference between V_{DD} and V_{DDA} does not exceed 300 mV during power-up and operation.


⁽⁵⁾ For grade 6 devices, the parameter of $T_A=85^{\circ}C$, For grade 7 devices, the parameter of $T_A=105^{\circ}C$;



Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V_{BAT}	Battery supply voltage	_	1.8 ⁽²⁾	_	3.6	V

- (1) Based on characterization, not tested in production.
- (2) In the application which V_{BAT} supply the backup domains, if the V_{BAT} voltage drops below the minimum value, when V_{DD} is powered on again, it is necessary to refresh the registers of backup domains and enable LXTAL again.

Figure 4-1. Recommended power supply decoupling capacitors(1)(2)



- (1) The VREFP and VREFN pins are only available on no less than 100-pin packages, or else the VREFP and VREFN pins are not available and internally connected to VDDA and VSSA pins. More details refer to AN056 GD32F4xx Hardware Development Guide.
- (2) All decoupling capacitors need to be as close as possible to the pins on the PCB board.

Table 4-3. Clock frequency(1)

	. ,				
Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	AHB clock frequency	_	_	240	MHz
f _{APB1}	APB1 clock frequency	_	_	60	MHz
f _{APB2}	APB2 clock frequency	_	_	120	MHz

(1) Guaranteed by design, not tested in production.

Table 4-4. Operating conditions at Power up / Power down⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
4	V _{DD} rise time rate		0	8	us/V
t∨DD	V _{DD} fall time rate	_	20	∞	μ5/ ν

(1) Guaranteed by design, not tested in production.

Table 4-5. Start-up timings of Operating conditions(1)(2)(3)

Symbol	Parameter	Conditions	Тур	Unit
t _{start-up}	Start up time	Clock source from HXTAL	140.6	mo
	Start-up time	Clock source from IRC16M	140.2	ms



- (1) Based on characterization, not tested in production.
- (2) After power-up, the start-up time is the time between the rising edge of NRST high and the main function.
- (3) PLL is off.

Table 4-6. Power saving mode wakeup timings characteristics(1)(2)

Symbol	Parameter	Тур	Unit
tsleep	Wakeup from Sleep mode	0.623	
	Wakeup from Deep-sleep mode(LDO On)	1.57	
t _{Deep-sleep}	Wakeup from Deep-sleep mode	4.57	μs
	(LDO in low power mode)	1.57	
tStandby	Wakeup from Standby mode	140	ms

⁽¹⁾ Based on characterization, not tested in production.

4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-7. Power consumption characteristics (2)(3)(4)(5)(6)

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 240 MHz, All peripherals enabled	_	73.5	_	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 240 MHz, All peripherals disabled	_	44.1	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 200 MHz, All peripherals enabled	ı	61.5	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 200 MHz, All peripherals disabled		37.1	_	mA
Inn+Inna	Supply current	$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 180 MHz, All peripherals enabled	l	55.9	_	mA
IDDTIDDA	(Run mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 180 MHz, All peripherals disabled		33.9	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 168 MHz, All peripherals enabled	_	52.6	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 168 MHz, All peripherals disabled	_	32.0	_	mA

⁽²⁾ The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions: $V_{DD} = V_{DDA} = 3.3 \text{ V}$, IRC16M = System clock = 16 MHz.



Cumahal	Devemeter				Max		
ymbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit	
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$					
		System clock = 120 MHz, All peripherals	_	38.6	_	mA	
		enabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$					
		System clock = 120 MHz, All peripherals	_	23.9		mA	
		disabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 25 \text{ MHz},$					
		System clock = 108 MHz, All peripherals	_	35.2	_	mA	
		enabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$					
		System clock = 108 MHz, All peripherals	_	22.0		mA	
		disabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$					
		System clock = 90 MHz, All peripherals	_	29.9	_	mA	
		enabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$					
		System clock = 90 MHz, All peripherals	_	19.0	_	mΑ	
		disabled					
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,					
		System clock = 60 MHz, All peripherals	_	21.2	_	mΑ	
		enabled					
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,					
		System clock = 60 MHz, All peripherals	_	13.9	_	mΑ	
		disabled					
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,					
		System clock = 30 MHz, All peripherals	_	13.3	_	mΑ	
		enabled					
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,					
		System clock = 30 MHz, All peripherals	_	9.5	_	mA	
		disabled					
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,					
		System clock = 25 MHz, All peripherals	_	11.7	_	mA	
		enabled					
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,					
		System clock = 25 MHz, All peripherals	_	8.5	_	mA	
		disabled					
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,					
		System clock = 16 MHz, All peripherals	_	8.9	_	mA	
		enabled					
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,					
		System clock = 16 MHz, All peripherals	_	6.9	_	mA	



	Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
ŀ	Oymbor	1 drameter			1 yp	IVIAX	Oiiit
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		6.4		m A
			System clock = 8 MHz, All peripherals	_	0.4	_	mA
			enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		5.2		m A
			System clock = 8 MHz, All peripherals	_	5.3	_	mA
			disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System clock = 4 MHz, All peripherals	_	5.0	_	mA
			enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System clock = 4 MHz, All peripherals	_	4.5	_	mA
			disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$				
			System clock = 240 MHz,CPU clock off, All	_	50.0	_	mA
			peripherals enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System clock = 240 MHz, CPU clock off,	_	21.7	_	mΑ
			All peripherals disabled				
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
			System clock = 200 MHz,CPU clock off, All	_	42.2	_	mΑ
			peripherals enabled				
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
			System clock = 200 MHz, CPU clock off,	_	18.7	_	mA
			All peripherals disabled				
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
			System clock = 180 MHz, CPU clock off,	_	38.5	_	mA
			All peripherals enabled				
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
			System clock = 180 MHz, CPU clock off,	_	17.2	_	mΑ
		Supply current	All peripherals disabled				
		(Sleep mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System clock = 168 MHz, CPU clock off,	_	36.2	_	mA
			All peripherals enabled				
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
			System clock = 168 MHz, CPU clock off,	_	16.4	_	mA
			All peripherals disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System clock = 120 MHz, CPU clock off,	_	27.0	_	mA
			All peripherals enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System clock = 120 MHz, CPU clock off,	_	12.8	_	mA
			All peripherals disabled		0		
I		I	All periprierals disabled				



Ols al	Danamatan	O-maliti-ma	NA:	T (1)	N4	11-16
Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 108 MHz, CPU clock off,	_	24.7	_	mA
		All peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 108 MHz, CPU clock off,	_	11.9		mA
		All peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 90 MHz, CPU clock off, All	_	21.2	_	mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 90 MHz, CPU clock off, All	_	10.5	_	mΑ
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$				
		System clock = 60 MHz, CPU clock off, All	_	15.5	_	mΑ
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 60 MHz, CPU clock off, All	_	8.4	_	mΑ
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 30 MHz, CPU clock off, All	_	10.5	_	mΑ
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 30 MHz, CPU clock off, All	_	6.7	_	mΑ
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 25 MHz, CPU clock off, All	_	9.4	_	mΑ
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 25 MHz, CPU clock off, All	_	6.2	_	mΑ
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 16 MHz, CPU clock off, All	_	7.4	_	mΑ
		peripherals enabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 16 MHz, CPU clock off, All	_	5.4	_	mΑ
		peripherals disabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 8 MHz, CPU clock off, All	_	5.7	_	mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 8 MHz, CPU clock off, All	_	4.7	_	mΑ
		peripherals disabled				
1 1	1					



		D	00021				
Syn	nbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 4 MHz, CPU clock off, All peripherals enabled	_	4.8	_	mA
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 4 MHz, CPU clock off, All peripherals disabled	_	4.3	_	mA
			$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in run mode and normal driver mode, IRC32K off, RTC off	_	1.39		mΑ
		Supply current (Deep-Sleep	$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in low power mode and normal driver mode, IRC32K off	_	1.36	11	mΑ
		mode)	V _{DD} = V _{DDA} = 3.3 V, LDO in run mode and low driver mode, IRC32K off, RTC off	_	1.33	_	mΑ
			$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in low power mode and low driver mode, IRC32K off	_	1.30	_	mA
			$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K on,}$ RTC on, backup SRAM LDO ON		9.90	17.5	μΑ
		Supply current	V _{DD} = V _{DDA} = 3.3 V, LXTAL off, IRC32K on, RTC off, backup SRAM LDO ON		9.67	17.3	μA
		(Standby mode)	V _{DD} = V _{DDA} = 3.3 V, LXTAL off, IRC32K off, RTC off, backup SRAM LDO ON		9.19	16.8	μA
			V _{DD} = V _{DDA} = 3.3 V, LXTAL off, IRC32K off, RTC off, backup SRAM LDO OFF	_	3.379	11	μA
			V _{DD} off, V _{DDA} off, V _{BAT} =3.6V, LXTAL on with external crystal, RTC on, LXTAL High driving, backup SRAM LDO ON	_	9.09	_	μΑ
			V_{DD} off, V_{DDA} off, V_{BAT} =3.3V, LXTAL on with external crystal, RTC on, LXTAL High driving, backup SRAM LDO ON		8.93	l	μΑ
		Battery supply	V _{DD} off, V _{DDA} off, V _{BAT} =2.6V, LXTAL on with external crystal, RTC on, LXTAL High driving, backup SRAM LDO ON	_	8.74		μΑ
IB	Ват current (Васкир	1	V _{DD} off, V _{DDA} off, V _{BAT} =1.8V, LXTAL on with external crystal, RTC on, LXTAL High driving, backup SRAM LDO ON	_	7.47	_	μA
			V _{DD} off, V _{DDA} off, V _{BAT} =3.6V, LXTAL on with external crystal, RTC on, LXTAL High driving, backup SRAM LDO OFF	_	2.23	_	μΑ
			V _{DD} off, V _{DDA} off, V _{BAT} =3.3V, LXTAL on with external crystal, RTC on, LXTAL High driving, backup SRAM LDO OFF	_	2.13	_	μΑ



		GD32I	T10	$\lambda\lambda$	alas	
Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		V _{DD} off, V _{DDA} off, V _{BAT} =2.6V, LXTAL on				
		with external crystal, RTC on, LXTAL High	_	2	_	μΑ
		driving, backup SRAM LDO OFF				
		V _{DD} off, V _{DDA} off, V _{BAT} =1.8V, LXTAL on				
		with external crystal, RTC on, LXTAL High	_	1.89	_	μΑ
		driving, backup SRAM LDO OFF				
		V _{DD} off, V _{DDA} off, V _{BAT} =3.6V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	8.16	_	μΑ
		driving, backup SRAM LDO ON				
		V _{DD} off, V _{DDA} off, V _{BAT} =3.3V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	8	_	μΑ
		driving, backup SRAM LDO ON				
		V _{DD} off, V _{DDA} off, V _{BAT} =2.6V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	7.8	_	μΑ
		driving, backup SRAM LDO ON				
		V _{DD} off, V _{DDA} off, V _{BAT} =1.8V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	6.7	_	μΑ
		driving, backup SRAM LDO ON				
		V _{DD} off, V _{DDA} off, V _{BAT} =3.6V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	1.27	_	μΑ
		driving, backup SRAM LDO OFF				
		V _{DD} off, V _{DDA} off, V _{BAT} =3.3V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	1.18	_	μΑ
		driving, backup SRAM LDO OFF				
		V _{DD} off, V _{DDA} off, V _{BAT} =2.6V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	—	1.06	_	μΑ
		driving, backup SRAM LDO OFF				
		V _{DD} off, V _{DDA} off, V _{BAT} =1.8V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	—	0.96	_	μΑ
		driving, backup SRAM LDO OFF				

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all values given for T_A = 25 $\,^{\circ}\mathbb{C}$ and test result is mean value.
- (3) When System Clock is less than 4 MHz, an external source is used, and the HXTAL bypass function is needed, no PLL.
- (4) When System Clock is greater than 8 MHz, a crystal 8 MHz is used, and the HXTAL bypass function is closed, using PLL.
- (5) When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC16M, or IRC32K are ON, an additional power consumption should be considered.
- (6) All GPIOs are configured as analog mode except standby mode.







Figure 4-2. Typical supply current consumption in Run mode





4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in <u>Table 4-8. EMS characteristics</u>(1), based on the EMS levels and classes compliant with IEC 61000 series standard.



Table 4-8. EMS characteristics(1)

Symbol	Parameter Conditions		Level/Class
Vesd	Voltage applied to all device pine to	V _{DD} = 3.3 V, T _A = 25 °C	
	Voltage applied to all device pins to	BGA176, f _{HCLK} = 240 MHz	3A
	induce a functional disturbance	conforms to IEC 61000-4-2	
	Fast transient voltage burst applied to	V _{DD} = 3.3 V, T _A = 25 °C	
V _{FTB}	induce a functional disturbance through	BGA176, f _{HCLK} = 240 MHz	ЗА
	100 pF on VDD and VSS pins	conforms to IEC 61000-4-4	

⁽¹⁾ Based on characterization, not tested in production.

EMI (Electromagnetic Interference) emission test result is given in the <u>Table 4-9. EMI</u> <u>characteristics</u>(1), The electromagnetic field emitted by the device are monitored while an application, executing EEMBC code, is running. The test is compliant with SAE J1752-3:2017 standard which specifies the test board and the pin loading.

Table 4-9. EMI characteristics(1)

Symbol	Parameter	Conditions	Tested frequency band	Max vs. [f _{HXTAL} /f _{HCLK}] 25/240 MHz	Unit	
	Peak level	V_{DD} = 3.6 V, T_A = +25 °C,	0.15 MHz to 30 MHz	3.15		
S _{EMI}		Peak level LQFP144, fhcLk = 240		11.54	dBuV	
JEMI		MHz, conforms to SAE J1752-3:2017	130 MHz to 1 GHz	9.55		

⁽¹⁾ Based on characterization, not tested in production.

4.5. Power supply supervisor characteristics

Table 4-10. Power supply supervisor characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
				LVDT<2:0> = 000(rising edge)	_	2.1	_	
		LVDT<2:0> = 000(falling edge)	_	1.98	_			
		LVDT<2:0> = 001(rising edge)		2.23	_			
		LVDT<2:0> = 001(falling edge)		2.12	_			
V _{LVD} ⁽¹⁾	Low voltage	LVDT<2:0> = 010(rising edge)		2.36	_	v		
V LVD(**)	Detector level selection	LVDT<2:0> = 010(falling edge)		2.25	_	V		
		LVDT<2:0> = 011(rising edge)		2.50	_			
		LVDT<2:0> = 011(falling edge)		2.38	_			
		LVDT<2:0> = 100(rising edge)		2.62	_			
		LVDT<2:0> = 100(falling edge)	_	2.52	_			



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT<2:0> = 101(rising edge)		2.74		
		LVDT<2:0> = 101(falling edge)	_	2.66	_	
		LVDT<2:0> = 110(rising edge)	_	2.90	_	
		LVDT<2:0> = 110(falling edge)	_	2.80	_	
		LVDT<2:0> = 111(rising edge)	_	3.03	_	
		LVDT<2:0> = 111(falling edge)	_	2.93	_	
V _{LVDhyst} ⁽²⁾	LVD hystersis	_	_	100	_	mV
V _{POR} ⁽¹⁾	Power on reset threshold	_	_	2.45	_	V
V _{PDR} ⁽¹⁾	Power down reset threshold	_	_	1.82	_	٧
V _{PDRhyst} ⁽²⁾	PDR hysteresis	_		600		mV
V _{BOR3} (1)	Brownout level 3 threshold	Falling edge	1	2.80		V
V BOR3	Brownout level 3 tilleshold	Rising edge	-	2.89		V
V _{BOR2} (1)	Brownout level 2 threshold	Falling edge		2.51		V
V BOR2	Brownout level 2 tilleshold	Rising edge	_	2.59	_	V
V _{BOR1} ⁽¹⁾	Brownout level 1 threshold	Falling edge	_	2.20	_	V
V BOR1	Diownout level 1 tilleshold	Rising edge		2.30	_	V
V _{BORhyst} ⁽²⁾	BOR hysteresis	_		100	_	mV
t _{RSTTEMPO} (2)	Reset temporization	_	_	2	_	ms

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Figure 4-4. Recommended PDR_ON pin circuit



(1) The PDR supervisor can be enabled/disabled through PDR_ON pin.



(2) When PDR_ON pin is connected to VSS (Internal Reset OFF), the VBAT functionality is no more available and VBAT pin should be connected to VDD.

4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-11. ESD characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Electrostatic discharge	T _A = 25 °C;			5000	V
Vesd(HBM)	voltage (human body model)	JS-001-2017	_	_	5000	V
V	Electrostatic discharge	T _A = 25 °C;			1000	
VESD(CDM)	voltage (charge device model)	JS-002-2018			1000	V

⁽¹⁾ Based on characterization, not tested in production.

Table 4-12. Static latch-up characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
111	I-test	T _A = 105 °C; JESD78	_	_	±200	mA
LU	V _{supply} over voltage	1A = 105 C, JESD/6	_	_	5.4	V

⁽¹⁾ Based on characterization, not tested in production.

4.7. External clock characteristics

Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HXTAL} ⁽¹⁾	Crystal or ceramic frequency	2.6 V ≤V _{DD} ≤ 3.6 V	4	25	32	MHz
R _F ⁽²⁾	Feedback resistor	V _{DD} = 3.3 V	_	400	_	kΩ
	Recommended matching					
C _{HXTAL} ^{(2) (3)}	capacitance on OSCIN and	_	_	20	30	pF
	OSCOUT					
Ducy _(HXTAL) ⁽²⁾	Crystal or ceramic duty cycle		30	50	70	%
gm ⁽²⁾	Oscillator transconductance	Startup		25	_	mA/V
IDDHXTAL ⁽¹⁾	Crystal or ceramic operating	V _{DD} = 3.3 V		1.2		mA
IDDHXTAL(**)	current	עט – 3.3 V		1.2	— —	IIIA
t _{SUHXTAL} (1)	Crystal or ceramic startup time	V_{DD} = 3.3 V	_	0.42	_	ms

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ $C_{HXTAL1} = C_{HXTAL2} = 2*(C_{LOAD} - C_S)$, For C_{HXTAL1} and C_{HXTAL2} , it is recommended matching capacitance on OSCIN and OSCOUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic



manufacturer. For C_{S} , it is PCB and MCU pin stray capacitance.

Table 4-14. High speed external clock characteristics (HXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f (1)	External clock source or oscillator	2.6 V ≤V _{DD} ≤ 3.6	1		50	MHz
f _{HXTAL_ext} (1)	frequency	V	-	_	50	IVIITZ
V _{HXTAI H} (2)	OSCIN input pin high level		0.7 V _{DD}	0.7 Vpp	\/	٧
V HXTALH` /	voltage		VDD	V		
V _{HXTALL} ⁽²⁾	OSCIN input pin low level voltage	V el V _{DD} = 3.3 V oltage	V_{SS}	_	$0.3\ V_{DD}$	V
t _{H/L(HXTAL)} (2)	OSCIN high or low time	_	5	_	_	ns
t _{R/F(HXTAL)} (2)	OSCIN rise or fall time	_	_	_	10	ns
C _{IN} ⁽²⁾	OSCIN input capacitance	_		5	_	pF
Ducy _(HXTAL) (2)	Duty cycle	_	40	_	60	%

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.



Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL} ⁽¹⁾	Crystal or ceramic frequency	V _{DD} = 3.3 V	_	32.768		kHz
C _{LXTAL} ^{(2) (3)}	Recommended matching capacitance on OSC32IN and OSC32OUT	_	_	15		pF
Ducy _(LXTAL) ⁽²⁾	Crystal or ceramic duty cycle	_	30	_	70	%
(2)	0 : 11 - 1 - 1	Medium low driving capability	_	6	_	۸ /\ /
g _m ⁽²⁾	Oscillator transconductance	Higher driving capability	_	18	_	µA/V
(1)	Crystal or ceramic operating	LXTALDRI= 0	_	0.8		
I _{DDLXTAL} (1)	current	LXTALDRI= 1	_	1.6		μA
+ (1)(4)	Crystal or ceramic startup	LXTALDRI= 0	_	369	_	ms
tsulxtal ^{(1) (4)}	time	LXTALDRI= 1	_	175		ms

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} C_S), For C_{LXTAL1} and C_{LXTAL2}, it is recommended matching capacitance on OSC32IN and OSC32OUT. For C_{LOAD}, it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S, it is PCB and MCU pin stray capacitance.
- (4) t_{SULXTAL} is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is SET. This value varies significantly with the crystal manufacturer.

Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL_ext} ⁽¹⁾	External clock source or oscillator frequency	V _{DD} = 3.3 V		32.768	1000	kHz
V _{LXTALH} ⁽²⁾	OSC32IN input pin high level voltage		0.7 V _{DD}	_	V_{DD}	V
V _{LXTALL} ⁽²⁾	OSC32IN input pin low level voltage		Vss	—	0.3 V _{DD}	
t _{H/L(LXTAL)} (2)	OSC32IN high or low time		450	_		
t _{R/F(LXTAL)} (2)	OSC32IN rise or fall time			_	50	ns
C _{IN} ⁽²⁾	OSC32IN input capacitance			5		pF
Ducy _(LXTAL) (2)	Duty cycle	_	30	50	70	%

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.



4.8. Internal clock characteristics

Table 4-17. High speed internal clock (IRC16M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
firc16M	High Speed Internal Oscillator (IRC16M) frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V}$		16	1	MHz
	IRC16M oscillator	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$ for grade 6 devices	ı	-1.73 to		
ACCIRC16M	Frequency accuracy, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C} \sim +105 \text{ °C} \text{ for}$ grade 7 devices	- 1.8 to 1.1 (1)		_	%
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C}$	-1.0		+1.0	
	IRC16M oscillator Frequency accuracy, User trimming step ⁽¹⁾	1		0.5		%
Ducy _{IRC16M} (2)	IRC16M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
IDDIRC16M+ IDDAIRC16M ⁽¹⁾	IRC16M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL} = 25 \text{ MHz}$	_	47		μΑ
tsuirc16M ⁽¹⁾	IRC16M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 200 \text{ MHz}$	_	1.18	_	μs

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.



Table 4-18. High speed internal clock (IRC48M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
firc48M	High Speed Internal Oscillator (IRC48M) frequency	V _{DD} = 3.3 V		48		MHz
	IRC48M oscillator	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C} \sim +85 \text{ °C for}$ grade 6 devices		-1.31 to 0.39 ⁽¹⁾		
ACCIRC48M	Frequency accuracy, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 ^{\circ}\text{C} \sim +105 ^{\circ}\text{C} \text{ for}$ grade 7 devices	ı	-1.48 to	ı	%
		$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 25 \text{ °C}$	-2.0		+2.0	
	IRC48M oscillator Frequency accuracy, User trimming step ⁽¹⁾	_	_	0.12		%
D _{IRC48M} ⁽²⁾	IRC48M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
IDDIRC48M ⁺ IDDAIRC48M ⁽¹⁾	IRC48M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{IRC16M} = 16 \text{ MHz}$		358	_	μA
t _{SUIRC48M} ⁽¹⁾	IRC48M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 200 \text{ MHz}$		1.23	_	μs

⁽¹⁾ Based on characterization, not tested in production.

Table 4-19. Low speed internal clock (IRC32K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC32K} ⁽¹⁾	Low Speed Internal oscillator	V _{DD} = V _{DDA} = 3.3 V		32		kHz
IIRC32K\''	(IRC32K) frequency	VDD = VDDA - 3.3 V		32		КПZ
1(2)	IRC32K oscillator operating	$V_{DD} = V_{DDA} = 3.3 \text{ V},$		0.42	_	
IDDAIRC32K ⁽²⁾	current	$f_{HCLK} = f_{IRC16M} = 16 \text{ MHz}$	_	0.43		μA
t _{SUIRC32K} ⁽²⁾	IRC32K oscillator startup	$V_{DD} = V_{DDA} = 3.3 \text{ V, } f_{HCLK} =$		22.1		
	time	f _{HXTAL_PLL} = 200 MHz	_	22.1	_	μs

⁽¹⁾ Guaranteed by design, not tested in production.

4.9. PLL characteristics

Table 4-20. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLL input clock frequency		1		4	MHz
f _{PLLOUT} ⁽²⁾	PLL output clock frequency	_	100	_	500	MHz
f (2)	PLL VCO output clock		32		244	MHz
f _{VCO} ⁽²⁾	frequency	_			344	IVITZ

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Based on characterization, not tested in production.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{LOCK} (2)	PLL lock time	_	_	_	400	μs
IDDA ⁽¹⁾⁽³⁾	Current consumption on	n VCO freq = 400 MHz		797		
	V _{DDA}	VCO IIeq – 400 MHZ		191		μΑ
	Cycle to cycle Jitter(rms)		_	40	_	
Jitter _{PLL}	Cycle to cycle Jitter	System clock		400		ps
	(peak to peak)		_	400		

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) System clock = HXTAL = 25 MHz, PLL clock source = HXTAL/25 = 1 MHz, fPLLOUT = 100 MHz.
- (4) Value given with main PLL running.

Table 4-21. PLLI2S characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLLI2S input clock	_	1		4	MHz
IPLLIN' /	frequency		ı		4	IVII IZ
f _{PLLOUT} ⁽²⁾	PLLI2S output clock	_			500	MHz
IPLLOUI\ /	frequency				500	IVII IZ
f. (00(2)	PLLI2S VCO output clock	_	32		344	MHz
fvco ⁽²⁾	frequency		52		344	IVII IZ
t _{LOCK} (2)	PLLI2S lock time		_	_	400	μs
I _{DDA} ⁽¹⁾⁽³⁾	Current consumption on	VCO freq = 400 MHz		814		
IDDA' /**/	V_{DDA}	VCO 11eq - 400 W112	_	014		μΑ
	Cycle to cycle Jitter(rms)		_	40		
Jitter _{PLL}	Cycle to cycle Jitter	System clock		400		ps
	(peak to peak)			400		

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) System clock = HXTAL = 25 MHz, PLL clock source = HXTAL/25 = 1 MHz, f_{PLLOUT} = 100 MHz.
- (4) Value given with main PLLI2S running.

Table 4-22. PLLSAI characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLLSAI input clock		1		4	MHz
IPLLIN'''	frequency	_	ı		4	IVIITZ
f _{PLLOUT} ⁽²⁾	PLLSAI output clock		100		F00	MHz
IPLLOUT-	frequency	_	100		500	IVIITZ
f (2)	PLLSAI VCO output clock		32		344	MHz
f _{vco⁽²⁾}	frequency	_	52		J 44	IVITZ
t _{LOCK} (2)	PLLSAI lock time	_	_	_	400	μs
I _{DDA} ⁽¹⁾⁽³⁾	Current consumption on	VCO freq = 400 MHz		796		
IDDA	V_{DDA}	VCO freq = 400 Minz	_	790	_	μA
	Cycle to cycle Jitter(rms)		_	40	_	
Jitter _{PLL}	Cycle to cycle Jitter	System clock		400		ps
	(peak to peak)			400		

⁽¹⁾ Based on characterization, not tested in production.



- (2) Guaranteed by design, not tested in production.
- (3) System clock = HXTAL = 25 MHz, PLL clock source = <math>HXTAL/25 = 1 MHz, $f_{PLLOUT} = 100 \text{ MHz}$.
- (4) Value given with main PLLSAI running.

Table 4-23. PLL spread spectrum clock generation (SSCG) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
F _{MOD}	Modulation frequency	_	_	_	10	KHz
Mdamp	Peak modulation amplitude	_	_	_	2	%
MODCNT*					2 ¹⁵ -1	
MODSTEP	_	_	_		219-1	_

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Equation 1: SSCG configuration equation:

 $MODCNT = round(f_{PLLIN}/4/f_{mod})$

 $MODSTEP = round(mdamp * PLLN * 2^{14}/(MODCNT * 100))$

The formula above (Equation 1) is SSCG configuration equation.

4.10. Memory characteristics

Table 4-24. Flash memory characteristics(1)

Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ ⁽¹⁾	Max ⁽¹⁾	Unit
	Number of guaranteed					
PEcyc	program /erase cycles before		100	_	_	kcycles
	failure (Endurance)	_				
_	Read time at code flash area		_	1	-	h allea
t _{READ}	Read time at data flash area		56		4176	hclks
t _{RET}	Data retention time		_	20		years
t _{PROG}	Word programming time		_	37.5	180	μs
terase4kB	Page(4kB) erase time		_	45		
terase16kB	Sector(16kB) erase time			200	2000	
t _{ERASE64kB}	Sector(64kB) erase time			300	4000	ms
terase128kB	Sector(128kB) erase time	T _A range ⁽²⁾	_	600	8000	
tmerase(512K)	Mass erase time		_	2.4	32	s
t _{MERASE(1MB)}	Mass erase time		_	4.8	64	S
t _{MERASE(2MB)}	Mass erase time		_	9.6	128	S
t _{MERASE(3MB)}	Mass erase time		_	14.4	192	S

⁽¹⁾ Guaranteed by design and/or characterization, not 100% tested in production.

4.11. NRST pin characteristics

Table 4-25. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{\text{IL(NRST)}}^{(1)}$	NRST Input low level voltage	$V_{DD} = V_{DDA} = 2.6 \text{ V}$	-0.3	_	$0.3\ V_{DD}$	V


⁽²⁾ For grade 6 devices, T_A range= -40°C ~ +85°C. For grade 7 devices, TA range= -40°C ~ +105°C.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage		$0.7~V_{DD}$	_	$V_{DD} + 0.3$	
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		_	440		mV
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage		-0.3	—	$0.3~V_{DD}$	
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	0.7 V _{DD}		V _{DD} + 0.3	V
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis			490	1	mV
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage		-0.3	_	$0.3~V_{\text{DD}}$.,
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	$V_{DD} = V_{DDA} = 3.6 \text{ V}$	$0.7~V_{DD}$	_	$V_{DD} + 0.3$	V
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		_	510		mV
R _{pu} ⁽²⁾	Pull-up equivalent resistor	_	_	40		kΩ

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Figure 4-5. Recommended external NRST pin circuit⁽¹⁾




(1) Unless the voltage on NRST pin go below $V_{\text{IL}(\text{NRST})}$ level, the device would not generate a reliable reset.

4.12. **GPIO** characteristics

Table 4-26. I/O port DC characteristics(1)(3)

Symbol	Paramet	ter	Conditions	Min	Тур	Max	Unit
	Standard IO L	ow level	2.6 V ≤V _{DD} = V _{DDA} ≤ 3.6 V			0.3 V _{DD}	V
VIL	input volta	age	2.0 V 3 V DD - V DDA 3 3.0 V			0.5 VDD	V
VIL	5V-tolerant IO Low level		2.6 V ≤V _{DD} = V _{DDA} ≤ 3.6 V			0.3 V _{DD}	V
	input voltage		$2.0 \text{ V} \leq \text{VDD} = \text{VDDA} \leq 3.0 \text{ V}$	_	_	U.3 VUU	V
	Standard IO L	ow level	2.6 V ≤V _{DD} = V _{DDA} ≤ 3.6 V	0.7 V _{DD}			V
ViH	input volta	age	2.0 V 3 V DD = V DDA 3 3.0 V	U.7 VDD			V
VIH	5V-tolerant IO I	_ow level	2.6 V ≤V _{DD} = V _{DDA} ≤ 3.6 V	0.7 Vpp			V
	input volta	age		טט ייטט	_	_	V
R _{PU} ⁽²⁾	Internal pull-	All pins	V _{IN} = V _{SS}	_	40	_	kΩ
KPU ⁽⁻⁾	up resistor	PA10	_	_	10	_	K12
D (2)	Internal pull-	All pins	$V_{IN} = V_{DD}$	_	40	_	۲O
R _{PD} ⁽²⁾	down resistor	PA10	_	_	10	_	kΩ





			3232 1 11 070			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		IO_Speed:level 3				
	Low level output	$V_{DD} = 2.6 \text{ V}$	_	_	0.2	
	voltage for an IO Pin	$V_{DD} = 3.3 \text{ V}$		_	0.2	
Vol	$(I_{IO} = +8 \text{ mA})$	$V_{DD} = 3.6 \text{ V}$	_	_	0.2	
VOL	Low level output	V _{DD} = 2.6 V	_	_	0.29	
	voltage for an IO Pin	$V_{DD} = 3.3 \text{ V}$	_	_	0.27	
	$(I_{10} = +20 \text{ mA})$	$V_{DD} = 3.6 \text{ V}$	_		0.26	V
	High level output	$V_{DD} = 2.6 \text{ V}$	2.38	_	_	V
	voltage for an IO Pin	$V_{DD} = 3.3 \text{ V}$	3.1		_	
	$(I_{IO} = +8 \text{ mA})$	V _{DD} = 3.6 V	3.4	_	_	
Vон	High level output	V _{DD} = 2.6 V	2.22	_	_	
	voltage for an IO Pin	V _{DD} = 3.3 V	2.98	_	_	
	$(I_{IO} = +20 \text{ mA})$	V _{DD} = 3.6 V	3.29	_	_	
		IO_Speed:level 2				
	Low level output	V _{DD} = 2.6 V	T —		0.25	
	voltage for an IO Pin	V _{DD} = 3.3 V	_	_	0.24	
	$(I_{10} = +8 \text{ mA})$	V _{DD} = 3.6 V	_	_	0.24	
V_{OL}	Low level output	V _{DD} = 2.6 V	_	_	0.43	
	voltage for an IO Pin	V _{DD} = 3.3 V	_	_	0.37	
	$(I_{IO} = +20 \text{ mA})$	V _{DD} = 3.6 V	_	_	0.36	1
	High level output	V _{DD} = 2.6 V	2.32	_	_	7 V
	voltage for an IO Pin	V _{DD} = 3.3 V	3.04	_	_	
	$(I_{IO} = +8 \text{ mA})$	V _{DD} = 3.6 V	3.36	_	_	
Vон	High level output	V _{DD} = 2.6 V	2.05	_	_	-
	voltage for an IO Pin	V _{DD} = 3.3 V	2.84	_	_	
	(I _{IO} = +20 mA)	V _{DD} = 3.6 V	3.17	_	_	
		IO_Speed:level 1				
	Low level output	V _{DD} = 2.6 V	<u> </u>		0.37	
	voltage for an IO Pin	V _{DD} = 3.3 V	_	_	0.38	
	(I _{IO} = +8 mA)	V _{DD} = 3.6 V	_	_	0.34	
Vol	(I _{IO} = +15 mA)	V _{DD} = 2.6 V	_	_	0.57	
	Low level output	V _{DD} = 3.3 V	_	_	0.66	
	voltage for an IO Pin (I _{IO} = +20 mA)	V _{DD} = 3.6 V	_	_	0.64	_
	High level output	V _{DD} = 2.6 V	2.15			- V
	voltage for an IO Pin	V _{DD} = 3.3 V	2.92			1
	(I _{IO} = +8 mA)	V _{DD} = 3.6 V	3.23			1
Vон	(I _{IO} = +15 mA)	V _{DD} = 2.6 V	1.83		_	1
	High level output	V _{DD} = 3.3 V	2.45		_	
	voltage for an IO Pin (I _{IO} = +20 mA)	V _{DD} = 3.6 V	2.81	_	_	

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		IO_Speed:level 0				
	Low level output	V _{DD} = 2.6 V	_	_	0.17	
	voltage for an IO Pin	V _{DD} = 3.3 V	ı	_	0.15	
Vol	$(I_{IO} = +1 \text{ mA})$	V _{DD} = 3.6 V		_	0.15	
VOL	Low level output	V _{DD} = 2.6 V		_	0.80	
	voltage for an IO Pin	V _{DD} = 3.3 V		_	0.63	
	$(I_{IO} = +4 \text{ mA})$	V _{DD} = 3.6 V	ı	_	0.60	V
	High level output	V _{DD} = 2.6 V	2.38	_	_	V
	voltage for an IO Pin	V _{DD} = 3.3 V	3.12	_	_	
V	$(I_{IO} = +1 \text{ mA})$	V _{DD} = 3.6 V	3.42	_	_	
Vон	High level output	V _{DD} = 2.6 V	1.45	_	_	
	voltage for an IO Pin	V _{DD} = 3.3 V	2.48	_	_	
	$(I_{IO} = +4 \text{ mA})$	V _{DD} = 3.6 V	2.83	_	_	

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) All pins except PC13 / PC14 / PC15 / PI8. Since PC13 to PC15 and PI8 are supplied through the Power Switch, which can only be obtained by a small current(typical source capability:3mA shared between these IOs, but sink capability is same as other IO), the speed of GPIOs PC13 to PC15 and PI8 should not exceed 2 MHz when they are in output mode (maximum load: 30 pF).

Table 4-27. I/O port AC characteristics(1)(2)(4)

GPIOx_OSPD[1:0] bit value ⁽³⁾	Parameter	Conditions	Max	Unit
CDION OSDDO COSDDUIANO 00		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	51	
GPIOx_OSPD0->OSPDy[1:0] = 00 (IO_Speed:level 0)	$T_{\text{Rise}}/T_{\text{Fall}}$	2.6 ≤V _{DD} ≤ 3.6 V, C _L = 30 pF	63.2	ns
(IO_Opeed.level 0)		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$		
GPIOx OSPD0->OSPDv[1:0] = 01		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	3.6	
(IO_Speed:level 1)	T_{Rise}/T_{Fall}	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	9.6	ns
		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	12.2	
GPIOx OSPD0->OSPDv[1:0] = 10		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	2.2	
(IO_Speed: level 2)	$T_{\text{Rise}}/T_{\text{Fall}}$	2.6 ≤V _{DD} ≤ 3.6 V, C _L = 30 pF	3	ns
(10_Speed. level 2)		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	3.8	
GPIOx OSPD0->OSPDv[1:0] = 11		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	2	
(IO_Speed:level 3)	T _{Rise} /T _{Fall}	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	2.8	ns
(IO_opeed.level 3)		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	3.4	

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all test results given for T_A = 25 °C.
- (3) The I/O speed is configured using the GPIOx_OSPD -> OSPDy[1:0]bits.
- (4) Only for reference, Depending on user's design.
- (5) Max frequency is defined when the sum of rise time plus the fall time is less than 2/3 cycle.



4.13. ADC characteristics

Table 4-28. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}^{(1)}$	Operating voltage	_	2.6	3.3	3.6	V
V _{IN} ⁽¹⁾	ADC input voltage range	_	0	_	V_{REFP}	V
V _{REFP} (2)	Positive Reference Voltage	_	2.6	_	V_{DDA}	V
V _{REFN} ⁽²⁾	Negative Reference Voltage	_	_	Vssa	_	V
f _{ADC} ⁽¹⁾	ADC clock	_	0.1	_	40	MHz
		12-bit	0.007	_	2.6	
f _S ⁽¹⁾	Compling rate	10-bit	0.008	_	3.1	MSP
IS'.'	Sampling rate	8-bit	0.01	_	3.6	S
		6-bit 0.011 — 4			4.4	
V _{AIN} ⁽¹⁾	Analog input voltage	16 external; 3 internal	0	_	V _{REFP}	V
R _{AIN} ⁽²⁾	External input impedance	See Equation 2	_	_	308.6	kΩ
R _{ADC} ⁽²⁾	Input sampling switch resistance	_	_	_	0.55	kΩ
C _{ADC} ⁽²⁾	Input sampling capacitance	No pin/pad capacitance included	_	_	4.0	pF
t _{CAL} ⁽²⁾	Calibration time	$f_{ADC} = 40 \text{ MHz}$	_	3.275	_	μs
t _s (2)	Sampling time	f _{ADC} = 40 MHz	0.075	_	12	μS
		12-bit	_	15	_	_
t _{CONV} (2)	Total conversion time (including	10-bit	_	13	_	1/5
(CONV-)	sampling time)	8-bit	_	11	_	1/ f _{ADC}
		6-bit	— 9		_	
tsu ⁽²⁾	Startup time		_	_	1	μS

⁽¹⁾ Based on characterization, not tested in production.

$$\textit{Equation 2} : \mathsf{R}_{\mathsf{AIN}} \; \mathsf{max} \; \mathsf{formula} \quad R_{\mathsf{AIN}} < \frac{r_{\mathsf{s}}}{f_{\mathsf{ADC}} * \mathsf{C}_{\mathsf{ADC}} * \ln(2^{\mathsf{N}+2})} - R_{\mathsf{ADC}}$$

The formula above (Equation 2) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 4-29. ADC RAIN max for $f_{ADC} = 40 \text{ MHz}^{(2)}$

T _s (cycles)	t _s (us)	R _{AIN max} (KΩ)
3	0.075	1.3
15	0.375	9.1
28	0.7	17.4
55	1.375	34.8
84	2.1	53.5
112	2.8	71.5
144	3.6	92.4
480	12	308.6

⁽²⁾ Guaranteed by design, not tested in production.



- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-30. ADC dynamic accuracy at f_{ADC} = 40 MHz⁽¹⁾

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 40 MHz	_	10.9	_	bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REFP} = 3.3 \text{ V}$	_	67.3	_	
SNR	Signal-to-noise ratio	Input Frequency = 110	_	67.7	_	dB
THD	Total harmonic distortion	kHz		-75		uБ
טחו	Total Harmonic distortion	Temperature = 25 °C	_	-75	_	

⁽¹⁾ Based on characterization, not tested in production.

Table 4-31. ADC static accuracy at f_{ADC} = 40 MHz⁽¹⁾

Symbol	Parameter	Test conditions	Тур	Max	Unit
Offset	Offset error	f _{ADC} = 40 MHz	±1		
DNL	Differential linearity error	VDDA = VREEP = 3.3 V	±1	_	LSB
INL	Integral linearity error	VDDA - VREFP - 3.3 V	±1.5		

⁽¹⁾ Based on characterization, not tested in production.

4.14. Temperature sensor characteristics

Table 4-32. Temperature sensor characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
TL	VSENSE linearity with temperature		±1.5	_	°C
Avg_Slope	Average slope	_	4.4	_	mV/°C
V ₂₅	Voltage at 25 °C	_	1.4	_	V
ts_temp (2)	ADC sampling time when reading the temperature		17.1	_	μs

⁽¹⁾ Based on characterization, not tested in production.

4.15. DAC characteristics

Table 4-33. DAC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}^{(1)}$	Operating voltage		2.6	3.3	3.6	V
V _{REFP} ⁽²⁾	Positive Reference Voltage	_	2.6	_	V_{DDA}	V
\/(2)	Negative Reference			Vssa		V
V _{REFN} ⁽²⁾	Voltage			VSSA		V
RLOAD ⁽²⁾	Resistive load	Resistive load with buffer ON	5	_	_	kΩ
Ro ⁽²⁾	Impadance cutnut	Impedance output with buffer			15	kΩ
Ku-/	Impedance output	OFF	_		15	K12
C _{LOAD} ⁽²⁾	Capacitive load	Capacitive load with buffer ON	_	_	50	pF
DAC_OUT	Lower DAC OUT voltage	Lower DAC_OUT voltage with	0.2			V
min ⁽²⁾	Lower DAC_OUT Voltage	buffer ON				V

⁽²⁾ Shortest sampling time can be determined in the application by multiple iterations.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Lower DAC_OUT voltage with				
		buffer OFF	0.5	_	_	mV
		Higher DAC_OUT voltage with			V _{DDA} -	V
DAC_OUT	Higher DAC_OUT voltage	buffer ON			0.2	٧
max ⁽²⁾	Trigiter DAO_OOT Voltage	Higher DAC_OUT voltage with			V _{DDA} -	V
		buffer OFF			1LSB	٧
		With no load, middle				
		code(0x800) on the input,	_	350	_	
I _{DDA} ⁽¹⁾	DAC current consumption	V _{REFP} = 3.6 V				μA
IDDA	in quiescent mode	With no load, worst				μΛ
		code(0xF1C) on the input,	_	430	_	
		V _{REFP} = 3.6 V				
		With no load, middle				
		code(0x800) on the input,	_	115	_	
I _{DDVREFP} ⁽¹⁾	DAC current consumption	V _{REFP} = 3.6 V				۸
IDDVREFP' /	in quiescent mode	With no load, worst				μA
		code(0xF1C) on the input,	_	298	_	
		V _{REFP} = 3.6 V				
DNL ⁽¹⁾	Differential non linearity	10-bit configuration	_	_	±0.75	LSB
DINL	Differential from lifeanty	12-bit configuration	_	_	±3	LOD
INL ⁽¹⁾	Integral non linearity	10-bit configuration	_	_	±1.25	LSB
IINL	integral non linearity	12-bit configuration	_	_	±5	LOD
Offset ⁽¹⁾	Offset error	DAC in 12-bit mode	_	_	±24	LSB
GE ⁽¹⁾	Gain error	DAC in 12-bit mode	_	_	±1.5	%
T _{setting} ⁽¹⁾	Settling time	$C_{LOAD} \leqslant~50$ pF, $R_{LOAD} \geqslant~5$ k Ω	_	0.5	1	μs
T _{wakeup} (2)	Wakeup from off state	_	_	5	10	μs
l lo data	Max frequency for a correct					
Update rate ⁽²⁾	DAC_OUT change from	$C_{LOAD} \leqslant 50$ pF, $R_{LOAD} \geqslant 5$ k Ω	_	_	4	MS/s
rate ^{ve} /	code i to i±1LSB					
PSRR ⁽²⁾	Power supply rejection	No Pr. + C		00		dB
PORK	ratio(to V _{DDA})	No R _{Load} , C _{LOAD} =50 pF		-90		uБ

⁽¹⁾ Based on characterization, not tested in production.

4.16. I2C characteristics

Table 4-34. I2C characteristics(1)(2)

Symbol	Parameter	Conditions	Standar	d mode	Fast	mode	Unit
Syllibol	Parameter	Conditions	Min	Max	Min	Max	Oilit
t _{SCL(H)}	SCL clock high time	_	4.0	_	0.6	_	μs
t _{SCL(L)}	SCL clock low time	_	4.7		1.3		μs
tsu(SDA)	SDA setup time	_	250	_	100	_	ns


⁽²⁾ Guaranteed by design, not tested in production.



Symbol	Parameter	Conditions	Standar	rd mode	Fast	Unit	
Symbol	Parameter	Conditions	Min	Max	Min	Max	Onit
t _{h(SDA)}	SDA data hold time	ı	0(3)	3450	0	900	ns
t _{r(SDA/SCL)}	SDA and SCL rise time	ı	_	1000		300	ns
t _{f(SDA/SCL)}	SDA and SCL fall time		_	300	I	300	ns
t _{h(STA)}	Start condition hold time		4.0		0.6	_	μs
tsu(STA)	Repeated Start condition setup time	1	4.7		0.6	ı	μs
t _{SU(STO)}	Stop condition setup time	_	4.0	_	0.6	_	μs
t _{buff}	Stop to Start condition time (bus free)		4.7	_	1.3	_	μs

- (1) Guaranteed by design, not tested in production.
- (2) To ensure the standard mode I2C frequency, f_{PCLK1} must be at least 2 MHz. To ensure the fast mode I2C frequency, f_{PCLK1} must be at least 4 MHz.
- (3) The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.

Figure 4-6. I2C bus timing diagram





4.17. SPI characteristics

Table 4-35. Standard SPI characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SCK}	SCK clock frequency	_	_	_	30	MHz
tsck(H)	SCK clock high time	Master mode, f _{PCLKx} = 120 MHz, presc = 4		16.67	18.67	ns
t _{SCK(L)}	SCK clock low time	Master mode, f _{PCLKx} = 120 MHz, presc = 4	14.67	16.67	18.67	ns
		SPI master mode				
t _{V(MO)}	Data output valid time	_		_	8	ns
tsu(MI)	Data input setup time	_	6	_	_	ns
t _{H(MI)}	Data input hold time	_	0	_	_	ns
		SPI slave mode				
tsu(NSS)	NSS enable setup time	_	0	_	_	ns
t _{H(NSS)}	NSS enable hold time	_	3.3	_	_	ns
t _{A(SO)}	Data output access time	_	_	9	_	ns
t _{DIS(SO)}	Data output disable time	_	_	10	_	ns
t _{V(SO)}	Data output valid time	_	_	11	_	ns
t _{SU(SI)}	Data input setup time	_	0	_	_	ns
t _{H(SI)}	Data input hold time	_	2.2	_		ns

⁽¹⁾ Based on characterization, not tested in production.

Figure 4-7. SPI timing diagram - master mode







Figure 4-8. SPI timing diagram - slave mode





4.18. I2S characteristics

Table 4-36. I2S characteristics(1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode (data: 32 bits,		6.25		
f _{CK}	Clock frequency	Audio frequency = 96 kHz)		0.23		MHz
		Slave mode	_	_	12.5	
t⊢	Clock high time		_	80	_	ns
t∟	Clock low time		_	80	_	ns
t _{V(WS)}	WS valid time	Master mode	_	3	_	ns
t _{H(WS)}	WS hold time	Master mode	_	3	_	ns
tsu(ws)	WS setup time	Slave mode	0	_	_	ns
t _{H(WS)}	WS hold time	Slave mode	3	_	_	ns
Duov	I2S slave input clock duty	slave input clock duty cycle Slave mode —	50		%	
Ducy _(SCK)	cycle			30	_	70
tsu(SD_MR)	Data input setup time	Master mode	0	_	_	ns
t _{su(SD_SR)}	Data input setup time	Slave mode	0	_	_	ns
th(SD_MR)	Data input hold time	Master receiver	1	_	_	ns
t _{H(SD_SR)}	Data input floid time	Slave receiver	3	_	_	ns
	Data autout valid time	Slave transmitter			_	
tv(sd_st)	Data output valid time	(after enable edge)		_	9	ns
4	Data autaut hald time	Slave transmitter	6			20
th(SD_ST)	Data output hold time	(after enable edge)	6			ns
	Data output valid time	Master transmitter			6	no
tv(sd_mt)	Data output valid time	(after enable edge)	_	_	O	ns
•	Data output hold time	Master transmitter		_		20
t _{H(SD_MT)}	Data output hold time	(after enable edge)	0			ns

⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ Based on characterization, not tested in production.



Figure 4-9. I2S timing diagram - master mode





Figure 4-10. I2S timing diagram - slave mode





4.19. USART characteristics

Table 4-37. USART characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SCK}	SCK clock frequency	f _{PCLKx} = 120 MHz	_	_	60	MHz
t _{SCK(H)}	SCK clock high time	f _{PCLKx} = 120 MHz	8.33	_	_	ns
t _{SCK(L)}	SCK clock low time	f _{PCLKx} = 120 MHz	8.33	_	_	ns

⁽¹⁾ Guaranteed by design, not tested in production.

4.20. SDIO characteristics

Table 4-38. SDIO characteristics(1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PP} ⁽³⁾	Clock frequency in data transfer mode	_	0	_	48	MHz
tw(CKL) (3)	Clock low time	f _{pp} = 48 MHz	9.5	10.5	_	ns
tw(CKH) (3)	Clock high time	$f_{pp} = 48 \text{ MHz}$	9.3	10.3		ns
	CMD, D inputs (referenced to C	K) in MMC and S	D HS mo	de		
t _{ISU} (4)	Input setup time HS	$f_{pp} = 48 \text{ MHz}$	4	_		ns
t _{IH} ⁽⁴⁾	Input hold time HS	$f_{pp} = 48 \text{ MHz}$	3	_		ns
	CMD, D outputs (referenced to 0	CK) in MMC and S	D HS mo	ode		
tov ⁽³⁾	Output valid time HS	$f_{pp} = 48 \text{ MHz}$	_	_	13.8	ns
toH ⁽³⁾	Output hold time HS	$f_{pp} = 48 \text{ MHz}$	12	_		ns
	CMD, D inputs (referenced t	to CK) in SD defau	ılt mode			
t _{ISUD} (4)	Input setup time SD	f _{pp} = 24 MHz	3	_	_	ns
t _{IHD} (4)	Input hold time SD	f _{pp} = 24 MHz	3	_	_	ns
CMD, D outputs (referenced to CK) in SD default mode						
t _{OVD} (3)	Output valid default time SD	f _{pp} = 24 MHz	_	2.4	2.8	ns
t _{OHD} (3)	Output hold default time SD	f _{pp} = 24 MHz	2	_	_	ns

⁽¹⁾ CLK timing is measured at 50% of V_{DD} .

4.21. CAN characteristics

Refer to <u>Table 4-26. I/O port DC characteristics</u>(1) for more details on the input/output alternate function characteristics (CANTX and CANRX).

⁽²⁾ Capacitive load $C_L = 30 \text{ pF}$.

⁽³⁾ Based on characterization, not tested in production.

⁽⁴⁾ Guaranteed by design, not tested in production.



4.22. USBFS characteristics

Table 4-39. USBFS start up time

Symbol	Parameter	Max	Unit
t _{STARTUP} (1)	USBFS startup time	1	μs

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-40. USBFS DC electrical characteristics

Symb	ool	Parameter	Conditions	Min	Тур	Max	Unit
	V_{DD}	USBFS operating voltage	_	3	_	3.6	
Input	V _{DI}	Differential input sensitivity	_	0.2	_	_	V
levels ⁽¹⁾	V_{CM}	Differential common mode range	Includes V _{DI} range	0.8	_	2.5	V
	Vse	Single ended receiver threshold	_	1.3	_	2.0	
Output	Vol	Static output level low	R_L of 1.0 $k\Omega$ to 3.6 V	_	0.06	0.3	V
levels (2)	Vон	Static output level high	R_L of 15 $k\Omega$ to V_{SS}	2.8	3.3	3.6	V
		PA11, PA12(USBFS_DM/DP)		47	21	25	
R _{PD} (2)	PB14, PB15(USBHS_ DM/DP)	V _{IN} = V _{DD}	17	21	25	
RPD'	-,	PA9(USBFS_VBUS)	VIN - VDD	0.72	0.9	1.1	
		PB13(USBHS_VBUS)		0.72	0.9	1.1	kΩ
		PA11, PA12(USBFS_DM/DP)		1.2	1.5	1.8	K12
R _{PU} ⁽²⁾		PB14, PB15(USBHS_ DM/DP)	V _{IN} = V _{SS}	1.2	1.5	1.0	
		PA9(USBFS_VBUS)	VIN - VSS	0.24	0.2	0.22	
		PB13(USBHS_VBUS)		0.24	0.3	0.33	


⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-41. USBFS full speed-electrical characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _R	Rise time	CL = 50 pF	4		20	ns
t _F	Fall time	CL = 50 pF	4	_	20	ns
t _{RFM}	Rise/ fall time matching	t _R / t _F	90	_	110	%
VCRS	Output signal crossover voltage	_	1.3	_	2.0	V

⁽¹⁾ Guaranteed by design, not tested in production.

Figure 4-11. USBFS timings: definition of data signal rise and fall time



⁽²⁾ Based on characterization, not tested in production.



4.23. USBHS characteristics

Table 4-42. USBHS clock timing parameters(1)

Symbol	Parameter	Min	Тур	Max	Unit
V_{DD}	USBHS operating voltage	3.0	l	3.6	V
f	f _{HCLK} value to guarantee proper	30			MHz
fHCLK	operation of USBHS interface	30		_	IVII IZ
FSTART_8BIT	Frequency (first transition) 8-bit ± 10%	54	60	66	MHz
FSTEADY	Frequency (steady state) ±500 ppm	59.97	60	60.63	MHz
D _{START_8BIT}	Duty cycle (first transition) 8-bit ± 10%	40	50	60	%
D _{STEADY}	Duty cycle (steady state) ±500 ppm	49.975	50	50.025	%

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-43. USB-ULPI Dynammic characteristics

Symbol	Parameter	Min	Тур	Max	Unit
tsc	Control in (ULPI_DIR, ULPI_NXT) setup time	_	_	2	ns
tHC	Control in (ULPI_DIR, ULPI_NXT) hold time	0.5	_	_	ns
tsp	Data in setup time	_	_	2	ns
t _{HD}	Data in hold time	0	_	_	ns

⁽¹⁾ Guaranteed by design, not tested in production.

4.24. Ethernet (ENET) characteristics


Table 4-44. Dynamics characteristics: Ethernet MAC signals for SMI⁽¹⁾

	,				
Symbol	Parameter	Min	Тур	Max	Unit
t _{MDC}	MDC cycle time(2.38 MHz)	411	420	425	
т	Write data valid delay time	1/4	1/4	1/4	
T _{D(MDIO)}		tmdc	tmdc	tmdc	ns
tsu(MDIO)	Read data setup time	12	_	_	
t _{H(SD_MR)}	Read data hold time	0	_		

⁽¹⁾ Guaranteed by design, not tested in production.



Figure 4-12. Ethernet SMI timing diagram



4.25. EXMC characteristics

Table 4-45. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	19.85	21.85	ns
tv(noe_ne)	EXMC_NEx low to EXMC_NOE low	0	ı	ns
t _{w(NOE)}	EXMC_NOE low time	19.85	21.85	ns
th(NE_NOE)	EXMC_NOE high to EXMC_NE high hold time	0	ı	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	ı	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	ı	ns
t _{su(DATA_NE)}	Data to EXMC_NEx high setup time	15.68	ı	ns
t _{su(DATA_NOE)}	Data to EXMC_NOEx high setup time	15.68	ı	ns
t _{h(DATA_NOE)}	Data hold time after EXMC_NOE high	0		ns
t _{h(DATA_NE)}	Data hold time after EXMC_NEx high	0	1	ns
t _{v(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0		ns
t _{w(NADV)}	EXMC_NADV low time	3.17	5.17	ns

⁽¹⁾ $C_L = 30 \text{ pF}.$

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: f_{HCLK} = 240 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.



Table 4-46. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	11.51	13.51	ns
tv(NWE_NE)	EXMC_NEx low to EXMC_NWE low	3.17	_	ns
t _{w(NWE)}	EXMC_NWE low time	3.17	5.17	ns
t _{h(NE_NWE)}	EXMC_NWE high to EXMC_NE high hold time	3.17	5.17	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
tv(nadv_ne)	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NADV low time	3.17	5.17	ns
t _{h(AD_NADV)}	EXMC_AD(address) valid hold time after EXMC_NADV high	7.34	_	ns
t _{h(A_NWE)}	Address hold time after EXMC_NWE high	3.17	_	ns
t _{h(BL_NWE)}	EXMC_BL hold time after EXMC_NWE high	3.17	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
t _{v(DATA_NADV)}	EXMC_NADV high to DATA valid	0	_	ns
t _{h(DATA_NWE)}	Data hold time after EXMC_NWE high	3.17	_	ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-47. Asynchronous multiplexed PSRAM/NOR read timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	28.19	30.19	ns
t _{V(NOE_NE)}	EXMC_NEx low to EXMC_NOE low	11.51	1	ns
$t_{w(NOE)}$	EXMC_NOE low time	15.68	17.68	ns
th(NE_NOE)	EXMC_NOE high to EXMC_NE high hold time	0	ı	ns
$t_{v(A_NE)}$	EXMC_NEx low to EXMC_A valid	0	ı	ns
t _{v(A_NOE)}	Address hold time after EXMC_NOE high	0	ı	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	ı	ns
t _{h(BL_NOE)}	EXMC_BL hold time after EXMC_NOE high	0	ı	ns
t _{su(DATA_NE)}	Data to EXMC_NEx high setup time	15.68	ı	ns
t _{su(DATA_NOE)}	Data to EXMC_NOEx high setup time	15.68	ı	ns
th(DATA_NOE)	Data hold time after EXMC_NOE high	0	ı	ns
t _{h(DATA_NE)}	Data hold time after EXMC_NEx high	0	ı	ns
t _{v(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NADV low time	3.17	5.17	ns
Ti (AB MAB) 0	EXMC_AD(adress) valid hold time after	3.17	5.17	ne
$T_{h(AD_NADV)}$	EXMC_NADV high	J.17	5.17	ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-48. Asynchronous multiplexed PSRAM/NOR write timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	19.85	21.85	ns

⁽²⁾ Guaranteed by design, not tested in production.

 $[\]label{eq:Based on configure: fhclk} \textbf{Based on configure: f}_{\text{HCLK}} = 240 \text{ MHz}, \\ \textbf{AddressSetupTime} = 0, \\ \textbf{AddressHoldTime} = 1, \\ \textbf{DataSetupTime} = 1.$

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: $f_{HCLK}= 240 \text{ MHz}$, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.

Symbol	Parameter	Min	Max	Unit
t _{V(NWE_NE)}	EXMC_NEx low to EXMC_NWE low	3.17		ns
$t_{w(NWE)}$	EXMC_NWE low time	11.51	13.51	ns
t _{h(NE_NWE)}	EXMC_NWE high to EXMC_NE high hold time	3.17		ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
t _{V(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0	_	ns
$t_{w(NADV)}$	EXMC_NADV low time	3.17	5.17	ns
t. (45, 445)	EXMC_AD(address) valid hold time after	3.17	_	ns
t _{h(AD_NADV)}	EXMC_NADV high			
t _{h(A_NWE)}	Address hold time after EXMC_NWE high	3.17	ı	ns
t _{h(BL_NWE)}	EXMC_BL hold time after EXMC_NWE high	3.17	ı	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0		ns
t _{v(DATA_NADV)}	EXMC_NADV high to DATA valid	3.17	_	ns
t _{h(DATA_NWE)}	Data hold time after EXMC_NWE high	3.17	_	ns

⁽¹⁾ $C_L = 30 \text{ pF}.$

Table 4-49. Synchronous multiplexed PSRAM/NOR read timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	16.67	_	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0		ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	7.34	_	ns
t _{d(CLKL-NADVL)}	EXMC_CLK low to EXMC_NADV low	0	_	ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0	_	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0		ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	7.34		ns
t _{d(CLKL-NOEL)}	EXMC_CLK low to EXMC_NOE low	0	_	ns
t _{d(CLKH-NOEH)}	EXMC_CLK high to EXMC_NOE high	7.34	_	ns
t _{d(CLKL-ADV)}	EXMC_CLK low to EXMC_AD valid	0	_	ns
t _{d(CLKL-ADIV)}	EXMC_CLK low to EXMC_AD invalid	0	_	ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-50. Synchronous multiplexed PSRAM write timings⁽¹⁾⁽²⁾⁽³⁾

	•	_		
Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	16.67	_	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	_	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	7.34	_	ns
t _{d(CLKL-NADVL)}	EXMC_CLK low to EXMC_NADV low	0	_	ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0	_	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0	_	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	7.34	_	ns

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: $f_{HCLK} = 240 \text{ MHz}$, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.

⁽²⁾ Guaranteed by design, not tested in production.

^{(3) (}Based on configure: f_{HCLK} = 240 MHz, BurstAccessMode = Enable; Memory Type = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); Data Latency = 1.

Symbol	Parameter	Min	Max	Unit
$t_{\text{d}(\text{CLKL-NWEL})}$	EXMC_CLK low to EXMC_NWE low	0	_	ns
t _{d(CLKH-NWEH)}	EXMC_CLK high to EXMC_NWE high	7.34	_	ns
t _{d(CLKL-ADIV)}	EXMC_CLK low to EXMC_AD invalid	0	_	ns
$t_{d(CLKL-DATA)}$	EXMC_A/D valid data after EXMC_CLK low	0	_	ns
t _{h(CLKL-NBLH)}	EXMC_CLK low to EXMC_NBL high	0	_	ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-51. Synchronous non-multiplexed PSRAM/NOR read timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	16.67	_	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	_	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	7.34	_	ns
t _{d(CLKL-NADVL)}	EXMC_CLK low to EXMC_NADV low	0	_	ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0	_	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0	_	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	7.34	_	ns
t _{d(CLKL-NOEL)}	EXMC_CLK low to EXMC_NOE low	0	_	ns
t _d (CLKH-NOEH)	EXMC_CLK high to EXMC_NOE high	7.34	_	ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-52. Synchronous non-multiplexed PSRAM write timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	16.67	_	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	_	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	7.34	_	ns
t _d (CLKL-NADVL)	EXMC_CLK low to EXMC_NADV low	0	_	ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0	_	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0	_	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	7.34	_	ns
t _{d(CLKL-NWEL)}	EXMC_CLK low to EXMC_NWE low	0	_	ns
t _{d(CLKH-NWEH)}	EXMC_CLK high to EXMC_NWE high	7.34	_	ns
t _{d(CLKL-DATA)}	EXMC_A/D valid data after EXMC_CLK low	0	_	ns
t _{h(CLKL-NBLH)}	EXMC_CLK low to EXMC_NBL high	0	_	ns

⁽¹⁾ $C_L = 30 \text{ pF}.$

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: f_{HCLK} = 240 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: f_{HCLK} = 240 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: f_{HCLK} = 240 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.



4.26. TIMER characteristics

Table 4-53. TIMER characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
4	Timer resolution time	_	1		$t_{TIMER \times CLK}$
t _{res}	Timer resolution time	ftimerxclk = 240 MHz	4.17		ns
f _{EXT}	Timer external clack frequency	_	0	f _{TIMERxCLK} /2	MHz
IEXI	Timer external clock frequency	ftimerxclk = 240 MHz	0	120	MHz
		TIMERx (except	l	16	bit
RES	Timer resolution	TIMER1 & TIMER4)			
		TIMER1 & TIMER4		32	bit
toountro	16-bit counter clock period	_	1	65536	timerxclk
tcounter	when internal clock is selected	ftimerxclk = 240 MHz	0.004	273.07	μs
tury count	Maximum possible count	_	_	65536x65536	t _{TIMERxCLK}
tmax_count	Maximum possible count	f _{TIMERxCLK} = 240 MHz	_	17.90	S

⁽¹⁾ Guaranteed by design, not tested in production.

4.27. DCI characteristics

Table 4-54. DCI characteristics(1)

Symbol	Parameter	Min	Max	Unit
Frequency ratio	DCI_PIXCLK /fHCLK	_	0.4	
DCI_PIXCLK	Pixel clock input	_	96	MHz
DPixel	Pixel clock input duty cycle	30	70	%
tsu(DATA)	Data input setup time	2.5	_	ns
th(DATA)	Data output valid time	1	_	ns
tsu(HSYNC)	DCI_HS input setup time	2	_	ns
tsu(VSYNC)	DCI_VS input setup time	2	_	ns
th(HSYNC)	DCI_HS input hold time	0.5	_	ns
th(VSYNC)	DCI_VS input hold time	0.5	_	ns

⁽¹⁾ Guaranteed by design, not tested in production.



4.28. WDGT characteristics

Table 4-55. FWDGT min/max timeout period at 32 kHz (IRC32K)(1)

			•	
Prescaler divider	PSC[2:0] bits	Min timeout RLD[11:0] = 0x000	Max timeout RLD[11:0] = 0xFFF	Unit
1/4	000	0.03125	511.90625	
1/8	001	0.03125	1023.7812	
1/16	010	0.03125	2047.53125	
1/32	011	0.03125	4095.03125	ms
1/64	100	0.03125	8190.03125	
1/128	101	0.03125	16380.03125	
1/256	110 or 111	0.03125	32760.03125	

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-56. WWDGT min-max timeout value at 60 MHz (f_{PCLK1})⁽¹⁾

(: ==::,					
Prescaler divider	PSC[1:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit
1/1	00	68.27		4.37	
1/2	01	136.53		8.74	mo
1/4	10	273.07	μs	17.48	ms
1/8	11	546.13		34.95	

⁽¹⁾ Guaranteed by design, not tested in production.

4.29. Parameter conditions

Unless otherwise specified, all values given for V_{DD} = V_{DDA} = 3.3 V, T_{A} = 25 $\,\,^{\circ}\!\!\mathrm{C}$.



5. Package information

5.1. BGA176 package outline dimensions

Figure 5-1. BGA176 package outline





Table 5-1. BGA176 package dimensions

Symbol	Min	Тур	Max
Α	_	_	0.89
A1	0.13	0.18	0.23
A2	0.58	0.63	0.68
A3	_	0.45	_
b	0.20	0.25	0.30
С	0.15	0.18	0.21
D	9.90	10.00	10.10
D1	_	9.10	_
E	9.90	10.00	10.10
E1	_	9.10	
е	_	0.65	_
L	_	0.325	_
aaa	_	0.10	_
ccc	_	0.20	
ddd	_	0.08	_
eee	_	0.15	_
fff	_	0.08	_



Figure 5-2. BGA176 recommended footprint





5.2. LQFP144 package outline dimensions

SECTION B-B


Figure 5-3. LQFP144 package outline

Table 5-2. LQFP144 package dimensions

Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	21.80	22.00	22.20
D1	19.90	20.00	20.10
E	21.80	22.00	22.20
E1	19.90	20.00	20.10
е	_	0.50	_
L	0.45	_	0.75
L1	L1 —		_
θ	0°	_	7°



Figure 5-4. LQFP144 recommended footprint





5.3. BGA100 package outline dimensions


Figure 5-5. BGA100 package outline

Table 5-3. BGA100 package dimensions

Symbol	Min	Тур	Max
Α	_	_	0.84
A1	0.13	0.18	0.23
A2	0.53	0.58	0.63
A3	_	0.40	_
b	0.20	0.25	0.30
С	0.15	0.18	0.21
D	6.90	7.00	7.10
D1	_	5.50	_
E	6.90	7.00	7.10
E1		5.50	
е	_	0.50	_
L	_	0.625	_
aaa	_	0.10	_
ccc		0.20	
ddd		0.08	
eee		0.15	
fff	_	0.08	_



Figure 5-6. BGA100 recommended footprint





5.4. LQFP100 package outline dimensions

Figure 5-7. LQFP100 package outline





Table 5-4. LQFP100 package dimensions

Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	15.80	16.00	16.20
D1	13.90	14.00	14.10
E	15.80	16.00	16.20
E1	13.90	14.00	14.10
е	_	0.50	_
eB	15.05	_	15.35
L	0.45	_	0.75
L1 —		1.00	_
θ	0°	_	7°



Figure 5-8. LQFP100 recommended footprint





5.5. Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter " θ ". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

 θ_{JA} : Thermal resistance, junction-to-ambient.

 θ_{JB} : Thermal resistance, junction-to-board.

 θ_{JC} : Thermal resistance, junction-to-case.

Ψ_{JB}: Thermal characterization parameter, junction-to-board.

ΨJT: Thermal characterization parameter, junction-to-top center.

$$\theta_{JA} = (T_J - T_A)/P_D \tag{5-1}$$

$$\theta_{JB} = (T_J - T_B)/P_D \tag{5-2}$$

$$\theta_{JC} = (T_J - T_C)/P_D \tag{5-3}$$

Where, T_J = Junction temperature.

 T_A = Ambient temperature

T_B = Board temperature

T_C = Case temperature which is monitoring on package surface

 P_D = Total power dissipation

 θ_{JA} represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower θ_{JA} can be considerate as better overall thermal performance. θ_{JA} is generally used to estimate junction temperature.

 θ_{JB} is used to measure the heat flow resistance between the chip surface and the PCB board.

 θ_{JC} represents the thermal resistance between the chip surface and the package top case. θ_{JC} is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

Table 5-5. Package thermal characteristics⁽¹⁾

Symbol	Condition	Package	Value	Unit
		BGA176	45.02	
0	Natural convection 2020 DCD	LQFP144	48.76	°C ^ ^ /
θЈΑ	Natural convection, 2S2P PCB	BGA100	78.32	°C/W
		LQFP100	57.42	
		BGA176	26.55	
θЈВ	Cold plate, 2S2P PCB	LQFP144	35.00	°C/W
		BGA100	55.27	



GD32F470xx Datasheet

Symbol	Condition	Package	Value	Unit
		LQFP100	31.68	
		BGA176	9.93	
$\theta_{ m JC}$	Cold plata 252B BCB	LQFP144	12.03	°C/W
OJC	Cold plate, 2S2P PCB	BGA100	20.15	C/VV
		LQFP100	13.85	
		BGA176	28.31	
	Natural convection, 2S2P PCB	LQFP144	35.32	°C/W
$\Psi_{ m JB}$	Natural convection, 232F FCB	BGA100	55.74	C/VV
		LQFP100	41.28	
		BGA176	0.69	
	Natural convection 252B BCB	LQFP144	1.86	°C/W
$\Psi_{ m JT}$	Natural convection, 2S2P PCB	BGA100	1.74	C/VV
		LQFP100	0.75	

⁽¹⁾ Thermal characteristics are based on simulation, and meet JEDEC specification.



6. Ordering information

Table 6-1. Part ordering code for GD32F470xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32F470IKH6	3072	BGA176	Green	Industrial -40°C to +85°C
GD32F470IIH6	2048	BGA176	Green	Industrial -40°C to +85°C
GD32F470IGH6	1024	BGA176	Green	Industrial -40°C to +85°C
GD32F470ZKT6	3072	LQFP144	Green	Industrial -40°C to +85°C
GD32F470ZIT6	2048	LQFP144	Green	Industrial -40°C to +85°C
GD32F470ZGT6	1024	LQFP144	Green	Industrial -40°C to +85°C
GD32F470ZGT7	1024	LQFP144	Green	Industrial -40°C to +105°C
GD32F470ZET6	512	LQFP144	Green	Industrial -40°C to +85°C
GD32F470VKH6	3072	BGA100	Green	Industrial -40°C to +85°C
GD32F470VIH6	2048	BGA100	Green	Industrial -40°C to +85°C
GD32F470VGH6	1024	BGA100	Green	Industrial -40°C to +85°C
GD32F470VGH7	1024	BGA100	Green	Industrial -40°C to +105°C
GD32F470VKT6	3072	LQFP100	Green	Industrial -40°C to +85°C
GD32F470VIT6	2048	LQFP100	Green	Industrial -40°C to +85°C
GD32F470VIT7	2048	LQFP100	Green	Industrial -40°C to +105°C
GD32F470VGT6	1024	LQFP100	Green	Industrial -40°C to +85°C
GD32F470VGT7	1024	LQFP100	Green	Industrial -40°C to +105°C
GD32F470VET6	512	LQFP100	Green	Industrial -40°C to +85°C



7. Revision history

Table 7-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Feb.22, 2022
	1. Add Figure 4-1. Recommended PDR ON pin	
	circuit in chapter 4.5. Power supply supervisor	,
	characteristics.	
	2. Add description of EMI in chapter 4.4. EMC	
	<u>characteristics</u> .	
	3. Modify the BGA100 footprint parameters in chapter <u>5.</u>	
	Package information.	
1.1	4. Mofidy the I2C timing parameters in 4.16. I2C	May.24, 2022
	<u>characteristics</u> .	
	5. Modify f _{sck} maximum value in <u>Table 4-37. USART</u>	
	<u>characteristics⁽¹⁾.</u>	
	6. Modify the erase cycles in <u>Table 4-24. Flash</u>	
	memory characteristics.	
	7. Modify the value of V _{ESD(HBM)} and V _{ESD(CDM)} in <u>Table</u>	
	4-11. ESD characteristics ⁽¹⁾ .	
	1. Update Table 4-37 USART characteristics(1), Table	
	4-24. Flash memory characteristics.	
1.2	2. Update <i>Table 4-11. ESD characteristics</i> ⁽¹⁾ .	Jul.12, 2022
1.2	3. Update Figure 4-2. Recommended external NRST	Jul. 12, 2022
	<u>pin circuit⁽¹⁾.</u>	
	4. Update <u>Table 4-35. Standard SPI characteristics</u> (1).	
1.3	Add GD32F470xxT7 related descriptions.	Aug.22, 2022
	1. Add notes for <i>Table 4-2. DC operating conditions</i>	
	and Table 4-7. Power consumption	
	characteristics(2)(3)(4)(5)(6), and update Table 4-7.	
	Power consumption characteristics (2)(3)(4)(5)(6)	
	2. Update <i>Table 4-25. Flash memory</i>	
1.4	<u>characteristics⁽¹⁾.</u>	Jan.4, 2023
	3. Add description of EMI and <i>Table 4-10. EMI</i>	
	<u>characteristics⁽¹⁾</u> .	
	4. Update <i>Figure 4-7. I2C bus timing diagram</i> .	
	5. Update Figure 4-26. I/O port DC	
	<u>characteristics⁽¹⁾⁽³⁾</u> .	
1.5	1. Add GD32F470VGH7.	Feb.21, 2023
1.0	1. Add the <i>Table 4-44. Dynamics characteristics:</i>	Mor 14, 2022
1.6	Ethernet MAC signals for SMI ⁽¹⁾ and Figure 4-12.	Mar.14, 2023



GD32F470xx Datasheet

Revision No.	Description	Date
	Ethernet SMI timing diagram.	
1.7	1. Update <u>Table 2-3. GD32F470lx BGA176 pin</u>	
	definitions, Table 2-4. GD32F470Zx LQFP144 pin	
	definitions, Table 2-5. GD32F470Vx BGA100 pin	Jul.8, 2023
	definitions, Table 2-6. GD32F470Vx LQFP100 pin	
	definitions and Figure 4-1. Recommended power	
	supply decoupling capacitors ⁽¹⁾⁽²⁾ .	
1.8	1. Modify the PEcyc to 100 kcycles in <i>Table 4-24</i> .	
	Flash memory characteristics ⁽¹⁾ .	
	2. Modify description note(3) of <i>Table 4-26. I/O port</i>	Dec.27, 2023
	DC characteristics ⁽¹⁾⁽³⁾ .	
	3. Add device GD32F470VIT7.	
1.9	1. Delete EXMC pin in GD32F470Vx.	Apr.18, 2024



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products, Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2024 GigaDevice - All rights reserved