

Robert W. Erickson
Dragan Maksimović

Fundamentals of Power Electronics

Third Edition

Fundamentals of Power Electronics

Robert W. Erickson • Dragan Maksimović

Fundamentals of Power Electronics

Third Edition



Springer

Robert W. Erickson
Department of Electrical, Computer,
and Energy Engineering
University of Colorado Boulder
Boulder, CO, USA

Dragan Maksimović
Department of Electrical, Computer,
and Energy Engineering
University of Colorado Boulder
Boulder, CO, USA

ISBN 978-3-030-43879-1 ISBN 978-3-030-43881-4 (eBook)
<https://doi.org/10.1007/978-3-030-43881-4>

1st edition: © Springer Science+Business Media Dordrecht 1997

2nd edition: © Kluwer Academic Publishers 2001

© Springer Nature Switzerland AG 2020

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors, and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, expressed or implied, with respect to the material contained herein or for any errors or omissions that may have been made. The publisher remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

This Springer imprint is published by the registered company Springer Nature Switzerland AG
The registered company address is: Gewerbestrasse 11, 6330 Cham, Switzerland

Dedicated to

*Linda, William, and Richard
Lidiya, Filip, Nikola, and Stevan*

Preface

The objective of the First and Second Editions was to serve as a textbook for introductory power electronics courses where the fundamentals of power electronics are defined, rigorously presented, and treated in sufficient depth so that students acquire the knowledge and skills needed to design practical power electronic systems. An additional goal was to contribute as a reference book for engineers who practice power electronics design, and for students who want to develop their knowledge of the area beyond the level of introductory courses. In this Third Edition, the basic objectives and philosophy of the earlier editions have not been changed.

Since we wrote the Second Edition, the field of power electronics has grown tremendously, including new significant commercial applications such as electric vehicles, wireless power transfer, and utility microgrids. Technical growth includes the commercialization of wide bandgap power semiconductors, widespread digital control of switching converters, and maturation of converter modeling. Our university power electronics curriculum has evolved as well, in content as well as in organization. This edition is a response to these changes, and represents a significant revision relative to the previous edition.

As of 2020, at the University of Colorado we offer a sequence of three core graduate courses in power electronics. The first course, *Introduction to Power Electronics*, covers basic converter analysis, converter controllers, and magnetics. In the Third Edition, this material is presented in Chaps. 1–12, at the level and in the order covered in this class. Our second course, *Modeling and Control of Power Electronics Systems*, covers more advanced topics of power converter applications, control, and design-oriented analysis. This material is covered in detail in Chaps. 13–21 in the Third Edition; this portion of the text represents a major revision of technical material and coverage. Our third course, *Resonant and Soft Switching Phenomena in Power Electronics*, relies primarily on supplementary notes rather than this textbook. Chapters 22 and 23 of the Third Edition cover a summary of a portion of this third course.

The coverage of power semiconductor devices in Chap. 4 has been bolstered and updated. The discussion of power diode switching has been significantly expanded, leading into averaged modeling of diode-induced switching loss. New material on wide bandgap devices and on MOSFET gate drivers has been added. The discussion of switching loss mechanisms has been updated and reorganized, and the MCT section is removed.

The Third Edition adopts a more mature viewpoint of averaging, based on the trapezoidal moving average defined in Eq. (7.3). The waveforms of the averaged model become true continuous quantities, with the approximations and logical steps clearly defined. New material in

Chap. 7 includes a section on the averaging operator, and a new treatment of how the small-ripple approximation works with the trapezoidal moving average. Additionally, the logical flow of Chap. 7 has been significantly revised to conform to how we now teach this material in our on-campus courses, and new material on state-space averaging has been added. This new viewpoint of averaging then is followed throughout the remainder of the book. Of most note, this viewpoint leads to the current-programmed control model of Tan and Middlebrook. The current-programmed control Chap. 18 has been significantly revised and updated accordingly. The high-frequency effects of sampling are discussed as well, in connection with current-programmed control and also with ac modeling of the discontinuous conduction mode.

The previous treatment of stability and phase margin would leave some students with misconceptions; to alleviate this, we have introduced a new section on Nyquist stability. Instructors may choose whether there is time to cover this material in a power electronics course, but the explanation is available as a reference in the text. The origin of the phase margin text is rigorously explained, and special cases such as conditionally stable systems or those with multiple crossover frequencies are adjudicated. A new section in the chapter on input filters has been added, which relies on the Nyquist stability criterion to determine the exact stability boundary in the presence of an input filter.

An all-new Part IV *Advanced Modeling, Analysis, and Control Techniques* has been organized to follow the logical flow of our advanced converter control course, and incorporates new chapters on null double injection techniques (Middlebrook's feedback theorem and extra element theorem) and on digital control of switching converters. The topics of circuit averaging, average switch modeling, and averaged simulation are consolidated into a single logical chapter. New examples of the extra element theorem include solution of the SEPIC averaged switch model, and damping the internal resonances of the SEPIC.

Chapter 18 on current-programmed control has been significantly revised and reorganized. As noted above, it now employs the model of Tan and Middlebrook, using the trapezoidal moving average. New sections on simulation, sampling and high-frequency dynamics, and input filters are incorporated into the chapter. A new section on average current-mode control has also been added.

The new Chap. 19 on digital control of switching converters extends the analog control techniques of earlier chapters, to address the relevant issues of digital controllers. Quantization, sampling, and controller delays are modeled. The \mathcal{Z} -transform is employed to model the discrete-time portion of the feedback loop, with the Laplace transform used as usual for the remaining analog system. Digital compensator design and realization is then addressed.

This text has evolved from courses developed over thirty-five years of teaching power electronics at the University of Colorado. These courses, in turn, were heavily influenced by our previous experiences as graduate students at the California Institute of Technology, under the direction of Profs. Slobodan Ćuk and R. D. Middlebrook, to whom we are grateful. We would also like to thank the many readers of the First and Second Editions, students, and instructors who offered their comments and suggestions, or who pointed out errata. We have attempted to incorporate these suggestions wherever possible.

Boulder, CO, USA
Boulder, CO, USA

Robert W. Erickson
Dragan Maksimović

Contents

| | | |
|----------|---|----------|
| 1 | Introduction | 1 |
| 1.1 | Introduction to Power Processing | 1 |
| 1.2 | Several Applications of Power Electronics | 8 |
| 1.3 | Elements of Power Electronics | 10 |

Part I Converters in Equilibrium

| | | |
|----------|---|-----------|
| 2 | Principles of Steady-State Converter Analysis | 15 |
| 2.1 | Introduction | 15 |
| 2.2 | Volt-Second and Charge Balance, Small-Ripple Approximation | 18 |
| 2.3 | Boost Converter Example | 24 |
| 2.4 | Ćuk Converter Example | 30 |
| 2.5 | Estimating the Output Voltage Ripple in Converters Containing Two-Pole Low-Pass Filters | 35 |
| 2.6 | Summary of Key Points | 37 |
| Problems | | 38 |
| 3 | Steady-State Equivalent Circuit Modeling, Losses, and Efficiency | 43 |
| 3.1 | The DC Transformer Model | 43 |
| 3.2 | Inclusion of Inductor Copper Loss | 46 |
| 3.3 | Construction of Equivalent Circuit Model | 49 |
| 3.3.1 | Inductor Voltage Equation | 50 |
| 3.3.2 | Capacitor Current Equation | 50 |
| 3.3.3 | Complete Circuit Model | 51 |
| 3.3.4 | Efficiency | 52 |
| 3.4 | How to Obtain the Input Port of the Model | 54 |
| 3.5 | Example: Inclusion of Semiconductor Conduction Losses in the Boost Converter Model | 56 |
| 3.6 | Summary of Key Points | 60 |
| Problems | | 61 |

| | | |
|----------|--|-----|
| 4 | Switch Realization | 67 |
| 4.1 | Switch Applications | 69 |
| 4.1.1 | Single-Quadrant Switches | 69 |
| 4.1.2 | Current-Bidirectional Two-Quadrant Switches | 72 |
| 4.1.3 | Voltage-Bidirectional Two-Quadrant Switches | 75 |
| 4.1.4 | Four-Quadrant Switches | 76 |
| 4.1.5 | Synchronous Rectifiers | 78 |
| 4.2 | Introduction to Power Semiconductors | 79 |
| 4.2.1 | Breakdown Voltage, Forward Voltage, and Switching Speed | 79 |
| 4.2.2 | Transistor Switching Loss with Clamped Inductive Load | 80 |
| 4.3 | The Power Diode | 82 |
| 4.3.1 | Introduction to Power Diodes | 82 |
| 4.3.2 | Discussion: Power Diodes | 87 |
| 4.3.3 | Modeling Diode-Induced Switching Loss | 90 |
| 4.3.4 | Boost Converter Example | 94 |
| 4.4 | Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) | 99 |
| 4.4.1 | Introduction to the Power MOSFET | 99 |
| 4.4.2 | Wide-Bandgap FETs | 103 |
| 4.4.3 | MOSFET Gate Drivers | 107 |
| 4.5 | Minority-Carrier Transistors | 111 |
| 4.5.1 | Bipolar Junction Transistor (BJT) | 111 |
| 4.5.2 | Insulated-Gate Bipolar Transistor (IGBT) | 115 |
| 4.5.3 | Thyristors (SCR, GTO) | 119 |
| 4.6 | Additional Sources of Switching Loss | 122 |
| 4.6.1 | Device Capacitances, and Leakage, Package, and Stray Inductances | 122 |
| 4.6.2 | Inducing Switching Loss in Other Elements | 124 |
| 4.6.3 | Efficiency vs. Switching Frequency | 126 |
| 4.7 | Summary of Key Points | 126 |
| | Problems | 128 |
| 5 | The Discontinuous Conduction Mode | 135 |
| 5.1 | Origin of the Discontinuous Conduction Mode, and Mode Boundary | 135 |
| 5.2 | Analysis of the Conversion Ratio $M(D, K)$ | 140 |
| 5.3 | Boost Converter Example | 145 |
| 5.4 | Summary of Results and Key Points | 152 |
| | Problems | 154 |
| 6 | Converter Circuits | 163 |
| 6.1 | Circuit Manipulations | 164 |
| 6.1.1 | Inversion of Source and Load | 164 |
| 6.1.2 | Cascade Connection of Converters | 166 |
| 6.1.3 | Rotation of Three-Terminal Cell | 169 |
| 6.1.4 | Differential Connection of the Load | 170 |
| 6.2 | A Short List of Converters | 174 |
| 6.3 | Transformer Isolation | 178 |
| 6.3.1 | Full-Bridge and Half-Bridge Isolated Buck Converters | 181 |
| 6.3.2 | Forward Converter | 187 |

| | | |
|-------|--|-----|
| 6.3.3 | Push-Pull Isolated Buck Converter | 192 |
| 6.3.4 | Flyback Converter | 194 |
| 6.3.5 | Boost-Derived Isolated Converters | 198 |
| 6.3.6 | Isolated Versions of the SEPIC and the Ćuk Converter | 201 |
| 6.4 | Summary of Key Points | 203 |
| | Problems | 205 |

Part II Converter Dynamics and Control

| | | |
|----------|--|-----|
| 7 | AC Equivalent Circuit Modeling | 215 |
| 7.1 | Introduction | 215 |
| 7.2 | The Basic AC Modeling Approach | 220 |
| 7.2.1 | Averaging the Inductor and Capacitor Waveforms | 221 |
| 7.2.2 | The Average Inductor Voltage and the Small-Ripple Approximation | 222 |
| 7.2.3 | Discussion of the Averaging Approximation | 223 |
| 7.2.4 | Averaging the Capacitor Waveforms | 225 |
| 7.2.5 | The Average Input Current | 226 |
| 7.2.6 | Perturbation and Linearization | 227 |
| 7.2.7 | Construction of the Small-Signal Equivalent Circuit Model | 230 |
| 7.2.8 | Discussion of the Perturbation and Linearization Step | 232 |
| 7.2.9 | Results for Several Basic Converters | 233 |
| 7.2.10 | Example: A Nonideal Flyback Converter | 234 |
| 7.3 | Modeling the Pulse-Width Modulator | 242 |
| 7.4 | The Canonical Circuit Model | 245 |
| 7.4.1 | Development of the Canonical Circuit Model | 245 |
| 7.4.2 | Example: Manipulation of the Buck–Boost Converter Model into Canonical Form | 248 |
| 7.4.3 | Canonical Circuit Parameter Values for Some Common Converters | 250 |
| 7.5 | State-Space Averaging | 251 |
| 7.5.1 | The State Equations of a Network | 252 |
| 7.5.2 | The Basic State-Space Averaged Model | 255 |
| 7.5.3 | Discussion of the State-Space Averaging Result | 256 |
| 7.5.4 | Example: State-Space Averaging of a Nonideal Buck–Boost Converter | 259 |
| 7.5.5 | Example: State-Space Averaging of a Boost Converter with ESR | 264 |
| 7.6 | Summary of Key Points | 271 |
| | Problems | 272 |
| 8 | Converter Transfer Functions | 277 |
| 8.1 | Review of Bode Plots | 279 |
| 8.1.1 | Single-Pole Response | 281 |
| 8.1.2 | Single Zero Response | 287 |
| 8.1.3 | Right Half-Plane Zero | 288 |
| 8.1.4 | Frequency Inversion | 289 |
| 8.1.5 | Combinations | 290 |
| 8.1.6 | Quadratic Pole Response: Resonance | 294 |
| 8.1.7 | The Low- <i>Q</i> Approximation | 298 |

| | | |
|----------|---|------------|
| 8.1.8 | The High- <i>Q</i> Approximation | 301 |
| 8.1.9 | Approximate Roots of an Arbitrary-Degree Polynomial | 304 |
| 8.2 | Analysis of Converter Transfer Functions | 309 |
| 8.2.1 | Example: Transfer Functions of the Buck-Boost Converter | 309 |
| 8.2.2 | Transfer Functions of Some Basic CCM Converters | 315 |
| 8.2.3 | Physical Origins of the RHP Zero in Converters | 316 |
| 8.3 | Graphical Construction of Impedances and Transfer Functions | 317 |
| 8.3.1 | Series Impedances: Addition of Asymptotes | 318 |
| 8.3.2 | Series Resonant Circuit Example | 320 |
| 8.3.3 | Parallel Impedances: Inverse Addition of Asymptotes | 322 |
| 8.3.4 | Parallel Resonant Circuit Example | 323 |
| 8.3.5 | Voltage Divider Transfer Functions: Division of Asymptotes | 325 |
| 8.4 | Graphical Construction of Converter Transfer Functions | 327 |
| 8.5 | Measurement of AC Transfer Functions and Impedances | 332 |
| 8.6 | Summary of Key Points | 336 |
| | Problems | 337 |
| 9 | Controller Design | 347 |
| 9.1 | Introduction | 347 |
| 9.2 | Effect of Negative Feedback on the Network Transfer Functions | 350 |
| 9.2.1 | Feedback Reduces the Transfer Functions from Disturbances to the Output | 351 |
| 9.2.2 | Feedback Causes the Transfer Function from the Reference Input to the Output to Be Insensitive to Variations in the Gains in the Forward Path of the Loop | 353 |
| 9.3 | Construction of $1/(1 + T)$ and $T/(1 + T)$ | 353 |
| 9.4 | Stability | 358 |
| 9.4.1 | The Phase Margin Test | 359 |
| 9.4.2 | The Nyquist Stability Criterion | 360 |
| 9.4.3 | The Relationship Between Phase Margin and Closed-Loop Damping Factor | 370 |
| 9.4.4 | Transient Response vs. Damping Factor | 373 |
| 9.4.5 | Load Step Response vs. Damping Factor | 375 |
| 9.5 | Regulator Design | 376 |
| 9.5.1 | Lead (<i>PD</i>) compensator | 377 |
| 9.5.2 | Lag (<i>PI</i>) Compensator | 380 |
| 9.5.3 | Combined (<i>PID</i>) Compensator | 382 |
| 9.5.4 | Design Example | 383 |
| 9.6 | Measurement of Loop Gains | 392 |
| 9.6.1 | Voltage Injection | 394 |
| 9.6.2 | Current Injection | 396 |
| 9.6.3 | Measurement of Unstable Systems | 397 |
| 9.7 | Summary of Key Points | 398 |
| | Problems | 399 |

Part III Magnetics

| | |
|---|-----|
| 10 Basic Magnetics Theory | 409 |
| 10.1 Review of Basic Magnetics | 409 |
| 10.1.1 Basic Relationships | 409 |
| 10.1.2 Magnetic Circuits | 415 |
| 10.2 Transformer Modeling | 418 |
| 10.2.1 The Ideal Transformer | 419 |
| 10.2.2 The Magnetizing Inductance | 420 |
| 10.2.3 Leakage Inductances | 421 |
| 10.3 Loss Mechanisms in Magnetic Devices | 423 |
| 10.3.1 Core Loss | 423 |
| 10.3.2 Low-Frequency Copper Loss | 426 |
| 10.4 Eddy Currents in Winding Conductors | 426 |
| 10.4.1 Introduction to the Skin and Proximity Effects | 426 |
| 10.4.2 Leakage Flux in Windings | 431 |
| 10.4.3 Foil Windings and Layers | 432 |
| 10.4.4 Power Loss in a Layer | 434 |
| 10.4.5 Example: Power Loss in a Transformer Winding | 436 |
| 10.4.6 Interleaving the Windings | 438 |
| 10.4.7 PWM Waveform Harmonics | 441 |
| 10.5 Several Types of Magnetic Devices, Their B - H Loops, and Core vs. Copper Loss | 444 |
| 10.5.1 Filter Inductor | 444 |
| 10.5.2 AC Inductor | 446 |
| 10.5.3 Transformer | 447 |
| 10.5.4 Coupled Inductor | 448 |
| 10.5.5 Flyback Transformer | 449 |
| 10.6 Summary of Key Points | 450 |
| Problems | 451 |
| 11 Inductor Design | 459 |
| 11.1 Filter Inductor Design Constraints | 459 |
| 11.1.1 Maximum Flux Density | 461 |
| 11.1.2 Inductance | 462 |
| 11.1.3 Winding Area | 462 |
| 11.1.4 Winding Resistance | 463 |
| 11.1.5 The Core Geometrical Constant K_g | 463 |
| 11.2 The K_g Method: A First-Pass Design | 464 |
| 11.3 Multiple-Winding Magnetics Design via the K_g Method | 465 |
| 11.3.1 Window Area Allocation | 465 |
| 11.3.2 Coupled Inductor Design Constraints | 470 |
| 11.3.3 First-Pass Design Procedure | 472 |
| 11.4 Examples | 474 |
| 11.4.1 Coupled Inductor for a Two-Output Forward Converter | 474 |

| | |
|--|------------|
| 11.4.2 CCM Flyback Transformer | 476 |
| 11.5 Summary of Key Points | 481 |
| Problems | 482 |
| 12 Transformer Design | 485 |
| 12.1 Transformer Design: Basic Constraints | 486 |
| 12.1.1 Core Loss | 486 |
| 12.1.2 Flux Density | 486 |
| 12.1.3 Copper Loss | 487 |
| 12.1.4 Total Power Loss vs. ΔB | 488 |
| 12.1.5 Optimum Flux Density | 488 |
| 12.2 A First-Pass Transformer Design Procedure | 490 |
| 12.2.1 Procedure | 490 |
| 12.3 Examples | 492 |
| 12.3.1 Example 1: Single-Output Isolated Ćuk Converter | 492 |
| 12.3.2 Example 2: Multiple-Output Full-Bridge Buck Converter | 496 |
| 12.4 AC Inductor Design | 499 |
| 12.4.1 Outline of Derivation | 500 |
| 12.4.2 First-Pass AC Inductor Design Procedure | 501 |
| 12.5 Summary | 502 |
| Problems | 502 |

Part IV Advanced Modeling, Analysis, and Control Techniques

| | |
|--|------------|
| 13 Techniques of Design-Oriented Analysis: The Feedback Theorem | 509 |
| 13.1 Introduction to Part IV | 509 |
| 13.2 The Feedback Theorem | 510 |
| 13.2.1 Basic Result | 510 |
| 13.2.2 Derivation | 513 |
| 13.3 Example: Op Amp PD Compensator Circuit | 519 |
| 13.4 Example: Closed-Loop Regulator | 528 |
| 13.5 Summary of Key Points | 540 |
| Problems | 540 |
| 14 Circuit Averaging, Averaged Switch Modeling, and Simulation | 547 |
| 14.1 Circuit Averaging and Averaged Switch Modeling | 548 |
| 14.1.1 Obtaining a Time-Invariant Circuit | 550 |
| 14.1.2 Circuit Averaging | 550 |
| 14.1.3 Perturbation and Linearization | 552 |
| 14.1.4 Indirect Power | 555 |
| 14.2 Additional Configurations of Switch Networks | 558 |
| 14.3 Simulation of Averaged Circuit Models | 566 |
| 14.3.1 Simulation Model of the Ideal CCM Averaged Switch Network | 568 |
| 14.3.2 Averaged Switch Modeling and Simulation of Conduction Losses | 569 |
| 14.3.3 Inclusion of Switch Conduction Losses in Simulations | 571 |
| 14.3.4 Example: SEPIC DC Conversion Ratio and Efficiency | 572 |

| | |
|--|------------|
| 14.3.5 Example: Transient Response of a Buck–Boost Converter | 575 |
| 14.4 Summary of Key Points | 579 |
| Problems | 580 |
| 15 Equivalent Circuit Modeling of the Discontinuous Conduction Mode | 585 |
| 15.1 Introduction to DCM Converter Dynamics | 586 |
| 15.2 DCM Averaged Switch Model | 589 |
| 15.3 Small-Signal AC Modeling of the DCM Switch Network | 600 |
| 15.3.1 Example: Control-to-Output Frequency Response of a DCM Boost Converter | 607 |
| 15.4 Combined CCM/DCM Averaged Switch Simulation Model | 608 |
| 15.4.1 Example: CCM/DCM SEPIC Frequency Responses | 611 |
| 15.4.2 Example: Loop Gain and Closed-Loop Responses of a Buck Voltage Regulator | 614 |
| 15.5 High-Frequency Dynamics of Converters in DCM | 618 |
| 15.6 Summary of Key Points | 622 |
| Problems | 622 |
| 16 Techniques of Design-Oriented Analysis: Extra Element Theorems | 625 |
| 16.1 Extra Element Theorem | 625 |
| 16.1.1 Basic Result | 626 |
| 16.1.2 Derivation | 628 |
| 16.1.3 Discussion | 631 |
| 16.2 EET Examples | 632 |
| 16.2.1 A Simple Transfer Function | 632 |
| 16.2.2 An Unmodeled Element | 637 |
| 16.2.3 SEPIC Example | 640 |
| 16.2.4 Damping the SEPIC Internal Resonances | 644 |
| 16.3 The n -Extra Element Theorem | 648 |
| 16.3.1 Introduction to the n -EET | 649 |
| 16.3.2 Procedure for DC-Referenced Functions | 653 |
| 16.4 n -EET Examples | 654 |
| 16.4.1 Two-Section L – C Filter | 654 |
| 16.4.2 Bridge-T Filter Example | 658 |
| 16.5 Frequency Inversion | 661 |
| 16.5.1 Example: Damped Input Filter | 662 |
| 16.5.2 Other Special Cases | 668 |
| Problems | 669 |
| 17 Input Filter Design | 675 |
| 17.1 Introduction | 675 |
| 17.1.1 Conducted EMI | 675 |
| 17.1.2 The Input Filter Design Problem | 676 |
| 17.2 Effect of an Input Filter on Converter Transfer Functions | 679 |
| 17.2.1 Modified Transfer Functions | 679 |
| 17.2.2 Discussion | 682 |
| 17.2.3 Impedance Inequalities | 684 |

| | | |
|-----------|---|------------|
| 17.3 | Buck Converter Example | 685 |
| 17.3.1 | Effect of Undamped Input Filter | 686 |
| 17.3.2 | Damping the Input Filter | 691 |
| 17.4 | Design of a Damped Input Filter | 693 |
| 17.4.1 | R_f-C_b Parallel Damping | 694 |
| 17.4.2 | R_f-L_b Parallel Damping | 696 |
| 17.4.3 | R_f-L_b Series Damping | 698 |
| 17.4.4 | Cascading Filter Sections | 699 |
| 17.4.5 | Example: Two Stage Input Filter | 700 |
| 17.5 | Stability Criteria | 704 |
| 17.5.1 | Modified Phase Margin | 706 |
| 17.5.2 | Closed-Loop Input Impedance | 711 |
| 17.5.3 | Discussion | 720 |
| 17.6 | Summary of Key Points | 720 |
| | Problems | 721 |
| 18 | Current-Programmed Control | 725 |
| 18.1 | A Simple First-Order Model | 728 |
| 18.1.1 | Simple Model via Algebraic Approach: Buck–Boost Example | 729 |
| 18.1.2 | Averaged Switch Modeling | 733 |
| 18.2 | Oscillation for $D > 0.5$ | 738 |
| 18.3 | A More Accurate Model | 746 |
| 18.3.1 | Current-Programmed Controller Model | 746 |
| 18.3.2 | Small-Signal Averaged Model | 748 |
| 18.4 | Current-Programmed Transfer Functions | 752 |
| 18.4.1 | Discussion | 754 |
| 18.4.2 | Current-Programmed Transfer Functions of the CCM Buck Converter | 755 |
| 18.4.3 | Results for Basic Converters | 758 |
| 18.4.4 | Addition of an Input Filter to a Current-Programmed Converter | 760 |
| 18.5 | Simulation of CPM Controlled Converters | 763 |
| 18.5.1 | Simulation Model for CPM Controlled Converters in CCM | 764 |
| 18.5.2 | Combined CCM/DCM Simulation Model | 765 |
| 18.5.3 | Simulation Example: Frequency Responses of a Buck Converter with Current-Programmed Control | 766 |
| 18.6 | Voltage Feedback Loop Around a Current-Programmed Converter | 769 |
| 18.6.1 | System Model | 769 |
| 18.6.2 | Design Example | 770 |
| 18.7 | High-Frequency Dynamics of Current-Programmed Converters | 772 |
| 18.7.1 | Sampled-Data Model | 773 |
| 18.7.2 | First-Order Approximation | 776 |
| 18.7.3 | Second-Order Approximation | 778 |
| 18.8 | Discontinuous Conduction Mode | 779 |
| 18.9 | Average Current-Mode Control | 786 |
| 18.9.1 | System Model and Transfer Functions | 788 |
| 18.9.2 | Design Example: ACM Controlled Boost Converter | 791 |
| 18.10 | Summary of Key Points | 798 |
| | Problems | 799 |

| | | |
|-----------|--|-----|
| 19 | Digital Control of Switched-Mode Power Converters | 805 |
| 19.1 | Digital Control Loop | 806 |
| 19.1.1 | A/D and DPWM Quantization | 807 |
| 19.1.2 | Sampling and Delays in the Control Loop | 810 |
| 19.2 | Introduction to Discrete-Time Systems | 812 |
| 19.2.1 | Integration in Continuous Time and in Discrete Time | 812 |
| 19.2.2 | z -Transform and Frequency Responses of Discrete-Time Systems | 814 |
| 19.2.3 | Continuous Time to Discrete Time Mapping | 817 |
| 19.3 | Discrete-Time Compensator Design | 822 |
| 19.3.1 | Design Procedure | 823 |
| 19.3.2 | Design Example | 824 |
| 19.4 | Digital Controller Implementation | 827 |
| 19.4.1 | Discrete-Time Compensator Realization | 828 |
| 19.4.2 | Quantization Effects, Digital Pulse-Width Modulators and A/D Converters | 830 |
| 19.5 | Summary of Key Points | 838 |
| | Problems | 838 |

Part V Modern Rectifiers and Power System Harmonics

| | | |
|-----------|---|-----|
| 20 | Power and Harmonics in Nonsinusoidal Systems | 849 |
| 20.1 | Average Power | 850 |
| 20.2 | Root-Mean-Square (RMS) Value of a Waveform | 853 |
| 20.3 | Power Factor | 854 |
| 20.3.1 | Linear Resistive Load, Nonsinusoidal Voltage | 854 |
| 20.3.2 | Nonlinear Dynamic Load, Sinusoidal Voltage | 855 |
| 20.4 | Power Phasors in Sinusoidal Systems | 858 |
| 20.5 | Harmonic Currents in Three-Phase Systems | 859 |
| 20.5.1 | Harmonic Currents in Three-Phase Four-Wire Networks | 859 |
| 20.5.2 | Harmonic Currents in Three-Phase Three-Wire Networks | 861 |
| 20.5.3 | Harmonic Current Flow in Power Factor Correction Capacitors | 862 |
| | Problems | 863 |
| 21 | Pulse-Width Modulated Rectifiers | 867 |
| 21.1 | Properties of the Ideal Rectifier | 868 |
| 21.2 | Realization of a Near-Ideal Rectifier | 870 |
| 21.2.1 | CCM Boost Converter | 872 |
| 21.2.2 | Simulation Example: DCM Boost Rectifier | 876 |
| 21.2.3 | DCM Flyback Converter | 878 |
| 21.3 | Control of the Current Waveform | 880 |
| 21.3.1 | Average Current Control | 881 |
| 21.3.2 | Current-Programmed Control | 886 |
| 21.3.3 | Critical Conduction Mode and Hysteretic Control | 889 |
| 21.3.4 | Nonlinear Carrier Control | 892 |
| 21.4 | Single-Phase Converter Systems Incorporating Ideal Rectifiers | 895 |
| 21.4.1 | Energy Storage | 895 |

| | | |
|--------|---|-----|
| 21.4.2 | Modeling the Outer Low-Bandwidth Control System | 900 |
| 21.5 | RMS Values of Rectifier Waveforms | 905 |
| 21.5.1 | Boost Rectifier Example | 906 |
| 21.5.2 | Comparison of Single-Phase Rectifier Topologies | 908 |
| 21.6 | Modeling Losses and Efficiency in CCM High-Quality Rectifiers | 910 |
| 21.6.1 | Expression for Controller Duty Cycle $d(t)$ | 913 |
| 21.6.2 | Expression for the DC Load Current | 913 |
| 21.6.3 | Solution for Converter Efficiency η | 915 |
| 21.6.4 | Design Example | 916 |
| 21.7 | Ideal Three-Phase Rectifiers | 917 |
| 21.8 | Summary of Key Points | 923 |
| | Problems | 925 |

Part VI Resonant Converters

| | | |
|--------|--|-----|
| 22 | Resonant Conversion | 933 |
| 22.1 | Sinusoidal Analysis of Resonant Converters | 938 |
| 22.1.1 | Controlled Switch Network Model | 938 |
| 22.1.2 | Modeling the Rectifier and Capacitive Filter Networks | 940 |
| 22.1.3 | Resonant Tank Network | 942 |
| 22.1.4 | Solution of Converter Voltage Conversion Ratio $M = V/V_g$ | 943 |
| 22.2 | Examples | 944 |
| 22.2.1 | Series Resonant DC–DC Converter Example | 944 |
| 22.2.2 | Subharmonic Modes of the Series Resonant Converter | 946 |
| 22.2.3 | Parallel Resonant DC–DC Converter Example | 947 |
| 22.3 | Soft Switching | 951 |
| 22.3.1 | Operation of the Full Bridge Below Resonance: Zero-Current Switching | 951 |
| 22.3.2 | Operation of the Full-Bridge Above Resonance: Zero-Voltage Switching | 954 |
| 22.4 | Load-Dependent Properties of Resonant Converters | 957 |
| 22.4.1 | Inverter Output Characteristics | 958 |
| 22.4.2 | Dependence of Transistor Current on Load | 960 |
| 22.4.3 | Dependence of the ZVS/ZCS Boundary on Load Resistance | 965 |
| 22.4.4 | Another Example | 967 |
| 22.4.5 | LLC Example | 972 |
| 22.4.6 | Results for Basic Tank Networks | 973 |
| 22.5 | Exact Characteristics of the Series and Parallel Resonant Converters | 976 |
| 22.5.1 | Series Resonant Converter | 977 |
| 22.5.2 | Parallel Resonant Converter | 983 |
| 22.6 | Summary of Key Points | 988 |
| | Problems | 988 |

| | |
|--|------|
| 23 Soft Switching | 995 |
| 23.1 Soft-Switching Mechanisms of Semiconductor Devices | 996 |
| 23.1.1 Diode Switching | 996 |
| 23.1.2 MOSFET Switching | 1000 |
| 23.1.3 IGBT Switching | 1003 |
| 23.2 The Zero-Current-Switching Quasi-Resonant Switch Cell | 1003 |
| 23.2.1 Waveforms of the Half-Wave ZCS Quasi-Resonant Switch Cell | 1005 |
| 23.2.2 The Average Terminal Waveforms | 1009 |
| 23.2.3 The Full-Wave ZCS Quasi-Resonant Switch Cell | 1014 |
| 23.3 Resonant Switch Topologies | 1016 |
| 23.3.1 The Zero-Voltage-Switching Quasi-Resonant Switch | 1017 |
| 23.3.2 The Zero-Voltage-Switching Multiresonant Switch | 1019 |
| 23.3.3 Quasi-Square-Wave Resonant Switches | 1020 |
| 23.4 Soft Switching in PWM Converters | 1025 |
| 23.4.1 The Zero-Voltage Transition Full-Bridge Converter | 1025 |
| 23.4.2 The Auxiliary Switch Approach | 1029 |
| 23.4.3 Auxiliary Resonant Commutated Pole | 1031 |
| 23.5 Summary of Key Points | 1033 |
| Problems | 1034 |

Appendices

| | |
|--|------|
| RMS Values of Commonly Observed Converter Waveforms | 1037 |
| A.1 Some Common Waveforms | 1037 |
| A.2 General Piecewise Waveform | 1040 |
| Magnetics Design Tables | 1043 |
| B.1 Pot Core Data | 1044 |
| B.2 EE Core Data | 1045 |
| B.3 EC Core Data | 1046 |
| B.4 ETD Core Data | 1047 |
| B.5 PQ Core Data | 1048 |
| B.6 American Wire Gauge Data | 1049 |
| References | 1051 |
| Index | 1071 |



1

Introduction

1.1 Introduction to Power Processing

The field of power electronics is concerned with the processing of electrical power using electronic devices [1–7]. The key element is the *switching converter*, illustrated in Fig. 1.1. In general, a switching converter contains power input and control input ports, and a power output port. The raw input power is processed as specified by the control input, yielding the conditioned output power. One of several basic functions can be performed [2]. In a *dc–dc converter*, the dc input voltage is converted to a dc output voltage having a larger or smaller magnitude, possibly with opposite polarity or with isolation of the input and output ground references. In an *ac–dc rectifier*, an ac input voltage is rectified, producing a dc output voltage. The dc output voltage and/or ac input current waveform may be controlled. The inverse process, *dc–ac inversion*, involves transforming a dc input voltage into an ac output voltage of controllable magnitude and frequency. *Ac–ac cycloconversion* involves converting an ac input voltage to a given ac output voltage of controllable magnitude and frequency.

Control is invariably required. It is nearly always desired to produce a well-regulated output voltage, in the presence of variations in the input voltage and load current. As illustrated in Fig. 1.2, a controller block is an integral part of any power processing system.

High efficiency is essential in any power processing application. The primary reason for this is usually not the desire to save money on one's electric bills, nor to conserve energy, in spite of the nobility of such pursuits. Rather, high efficiency converters are necessary because construction of low-efficiency converters, producing substantial output power, is impractical. The efficiency of a converter having output power P_{out} and input power P_{in} is




Fig. 1.1 The switching converter, a basic power processing block




Fig. 1.2 A controller is generally required

$$\eta = \frac{P_{out}}{P_{in}} \quad (1.1)$$

The power lost in the converter $P_{loss} = P_{in} - P_{out}$ can be related to the output power as:

$$Q = \frac{P_{out}}{P_{loss}} = \frac{\eta}{1 - \eta} \quad (1.2)$$

Equation (1.2) is plotted in Fig. 1.3. The quantity $Q = P_{out}/P_{loss}$ is a fundamental measure of the quality of the power converter. The loss P_{loss} is converted into heat by the converter circuit elements and must be removed by a cooling system. In most applications, the maximum output power is limited by the capacity of the cooling system to remove this heat, and this limits the maximum allowable output power. If the loss power is substantial, then a large and expensive cooling system is needed, the circuit elements within the converter may operate at high temperature, and the system reliability may be reduced. Indeed, at high output powers, it may be impossible to adequately cool the converter elements using a given cooling technology.




Fig. 1.3 Converter power loss vs. efficiency

Increasing the efficiency is the key to obtaining higher output powers. For example, if the converter efficiency is 90%, then the converter loss power is equal to only 11% of the output power and $P_{out}/P_{loss} = 9$. For a given cooling system technology and size, there is a maximum amount of P_{loss} that can be handled. With this maximum loss, the maximum output power then depends on the converter Q and efficiency according to Fig. 1.3. It can be seen that the output power can be increased if the efficiency is increased. In this way, Q (and, less directly, efficiency η) is a good measure of the success of a given converter technology. Figure 1.4 illustrates a converter that processes a large amount of power, with very high Q . Since very little power is lost, the converter elements can be packaged with high density and a small cooling system, leading to a converter of small size and weight, and of low temperature rise.




Fig. 1.4 A goal of current technology is to construct converters of small size and weight, which process substantial power at high efficiency

How can we build a circuit that changes the voltage, yet dissipates negligible power? The various conventional circuit elements are illustrated in Fig. 1.5. The available circuit elements fall broadly into the classes of resistive elements, capacitive elements, magnetic devices including inductors and transformers, semiconductor devices operated in the linear mode (for example, as class A or class B amplifiers), and semiconductor devices operated in the switched mode (such as in logic devices where transistors operate in either the fully on or fully off states). In conventional signal processing applications, where efficiency is not the primary concern, magnetic devices are usually avoided wherever possible, because of their large size and the difficulty




Fig. 1.5 Devices available to the circuit designer [2]

of incorporating them into integrated circuits. In contrast, capacitors and magnetic devices are important elements of switching converters, because ideally they do not consume power. It is the resistive element, as well as the linear-mode semiconductor device, that is avoided [2]. Switched-mode semiconductor devices are also employed. When a semiconductor device operates in the off state, its current is zero and hence its power dissipation is zero. When the semiconductor device operates in the on (saturated) state, its voltage drop is small and hence its power dissipation is also small. In either event, the power dissipated by the semiconductor device is low. So capacitive and inductive elements, as well as switched-mode semiconductor devices, are available for synthesis of high-efficiency converters.

Let us now consider how to construct the simple dc–dc converter example illustrated in Fig. 1.6. The input voltage V_g is 100 V. It is desired to supply 50 V to an effective 5Ω load, such that the dc load current is 10 A.




Fig. 1.6 A simple power processing example: construction of a 500 W dc–dc converter

Introductory circuits textbooks describe a low-efficiency method to perform the required function: the voltage divider circuit illustrated in Fig. 1.7a. The dc–dc converter then consists simply of a variable resistor, whose value is adjusted such that the required output voltage is obtained. The load current flows through the variable resistor. For the specified voltage and current levels, the power P_{loss} dissipated in the variable resistor equals the load power $P_{out} = 500$ W. The source V_g supplies power $P_{in} = 1000$ W. Figure 1.7b illustrates a more practical implementation known as the linear series-pass regulator. The variable resistor of Fig. 1.7a is replaced by a linear-mode power transistor, whose base current is controlled by a feedback system such that the desired output voltage is obtained. The power dissipated by the linear-mode transistor of Fig. 1.7b is approximately the same as the 500 W lost by the variable resistor in Fig. 1.7a. Series-pass linear regulators generally find modern application only at low power levels of a few watts.

Figure 1.8 illustrates another approach. A single-pole double-throw (SPDT) switch is connected as shown. The switch output voltage $v_s(t)$ is equal to the converter input voltage V_g when the switch is in position 1, and is equal to zero when the switch is in position 2. The switch position is varied periodically, as illustrated in Fig. 1.9, such that $v_s(t)$ is a rectangular waveform having frequency f_s and period $T_s = 1/f_s$. The duty cycle D is defined as the fraction of time in which the switch occupies position 1. Hence, $0 \leq D \leq 1$. In practice, the SPDT switch is realized using switched-mode semiconductor devices, which are controlled such that the SPDT switching function is attained.




Fig. 1.7 Changing the dc voltage via dissipative means: (a) voltage divider, (b) series pass regulator




Fig. 1.8 Insertion of SPDT switch which changes the dc component of the voltage




Fig. 1.9 Switch output voltage waveform $v_s(t)$

The switch changes the dc component of the voltage. Recall from Fourier analysis that the dc component of a periodic waveform is equal to its average value. Hence, the dc component of $v_s(t)$ is

$$V_s = \frac{1}{T_s} \int_0^{T_s} v_s(t) dt = DV_g \quad (1.3)$$

Thus, the switch changes the dc voltage, by a factor equal to the duty cycle D . To convert the input voltage $V_g = 100$ V into the desired output voltage of $V = 50$ V, a duty cycle of $D = 0.5$ is required.

Again, the power dissipated by the switch is ideally zero. When the switch contacts are closed, then their voltage is zero and hence the power dissipation is zero. When the switch contacts are open, then the current is zero and again the power dissipation is zero. So we have succeeded in changing the dc voltage component, using a device that is ideally lossless.

In addition to the desired dc component V_s , the switch output voltage waveform $v_s(t)$ also contains undesirable harmonics of the switching frequency. In most applications, these harmonics must be removed, such that the output voltage $v(t)$ is essentially equal to the dc component $V = V_s$. A low-pass filter can be employed for this purpose. Figure 1.10 illustrates the introduction of a single-section $L-C$ low-pass filter. If the filter corner frequency f_0 is sufficiently less than the switching frequency f_s , then the filter essentially passes only the dc component of $v_s(t)$. To the extent that the switch, inductor, and capacitor elements are ideal, the efficiency of this dc–dc converter can approach 100%.




Fig. 1.10 Addition of $L-C$ low-pass filter, for removal of switching harmonics

In Fig. 1.11, a control system is introduced for regulation of the output voltage. Since the output voltage is a function of the switch duty cycle, a control system can be constructed that varies the duty cycle to cause the output voltage to follow a given reference. Figure 1.11 also illustrates a typical way in which the SPDT switch is realized using switched-mode semiconductor devices. The converter power stage developed in Figs. 1.8, 1.9, 1.10, 1.11 is called the *buck converter*, because it reduces the dc voltage.

Converters can be constructed that perform other power processing functions. For example, Fig. 1.12 illustrates a circuit known as the *boost converter*, in which the positions of the inductor and SPDT switch are interchanged. This converter is capable of producing output voltages that are greater in magnitude than the input voltage. In general, any given input voltage can be converted into any desired output voltage, using a converter containing switching devices embedded within a network of reactive elements.




Fig. 1.11 Addition of control system to regulate the output voltage




Fig. 1.12 The boost converter: (a) ideal converter circuit, (b) output voltage V vs. transistor duty cycle D

Figure 1.13a illustrates a simple dc-1Øac inverter circuit. As illustrated in Fig. 1.13b, the switch duty cycle is modulated sinusoidally. This causes the switch output voltage $v_s(t)$ to contain a low-frequency sinusoidal component. The $L-C$ filter cutoff frequency f_0 is selected to pass the desired low-frequency components of $v_s(t)$, but to attenuate the high-frequency switch-




Fig. 1.13 A bridge-type dc-1φac inverter: (a) ideal inverter circuit, (b) typical pulse-width-modulated switch voltage waveform $v_s(t)$, and its low-frequency component

ing harmonics. The controller modulates the duty cycle such that the desired output frequency and voltage magnitude are obtained.

1.2 Several Applications of Power Electronics

The power levels encountered in high-efficiency switching converters range from (1) less than one watt, in dc–dc converters within battery-operated portable equipment, to (2) tens, hundreds, or thousands of watts in power supplies for computers and office equipment, to (3) kilowatts to megawatts, in variable-speed motor drives, to (4) roughly 1000 megawatts in the rectifiers and inverters that interface dc transmission lines to the ac utility power system. The converter systems of several applications are illustrated in this section.

A power supply system for a laptop computer is illustrated in Fig. 1.14. A lithium battery powers the system, and several dc–dc converters change the battery voltage into the voltages required by the loads. A buck converter produces the low-voltage dc required by the microprocessor. A boost converter increases the battery voltage to the level needed by the disk drive. An inverter produces high-voltage high-frequency ac to drive lamps that light the display. A charger with transformer isolation converts the ac line voltage into dc to charge the battery. The converter switching frequencies are typically in the vicinity of several hundred kilohertz; this leads to substantial reductions in the size and weight of the reactive elements. *Power management* is used, to control sleep modes in which power consumption is reduced and battery life is extended. In a *distributed power system*, an intermediate dc voltage appears at the computer backplane. Each printed circuit card contains high-density dc–dc converters that produce locally regulated low voltages. Commercial applications of power electronics include off-line power systems for computers, office and laboratory equipment, uninterruptable ac power supplies, and electronic ballasts for gas discharge lighting.



**Fig. 1.14** A laptop computer power supply system**Fig. 1.15** Power system of an earth-orbiting spacecraft

Figure 1.15 illustrates a power system of an earth-orbiting spacecraft. A solar array produces the main power bus voltage V_{bus} . DC-DC converters convert V_{bus} to the regulated voltages required by the spacecraft payloads. Battery charge/discharge controllers interface the main power bus to batteries; these controllers may also contain dc-dc converters. Aerospace applications of power electronics include the power systems of aircraft, spacecraft, and other aerospace vehicles.

Figure 1.16 illustrates an electric vehicle power and drive system. Batteries are charged by a converter that draws high power-factor sinusoidal current from a single-phase or three-phase ac line. The batteries supply power to variable-speed ac motors to propel the vehicle. The speeds of the ac motors are controlled by variation of the electrical input frequency. Inverters produce three-phase ac output voltages of variable frequency and variable magnitude, to control the speed of the ac motors and the vehicle. A dc-dc converter steps down the battery voltage




Fig. 1.16 An electric vehicle power and drive system

to the lower dc levels required by the electronics of the system. Applications of motor drives include speed control of industrial processes, such as control of compressors, fans, and pumps; transportation applications such as electric vehicles, subways, and locomotives; and motion control applications in areas such as computer peripherals and industrial robots.

Power electronics also finds application in other diverse industries, including dc power supplies, uninterruptable power supplies, and battery chargers for portable electronics, electric vehicles, and the telecommunications industry; inverter systems for renewable energy generation applications such as wind and photovoltaic power; and utility power systems applications including high-voltage dc transmission and static VAR (reactive volt-ampere) compensators.

1.3 Elements of Power Electronics

One of the things that makes the power electronics field interesting is its incorporation of concepts from a diverse set of fields, including:

- analog circuits
- electronic devices
- control systems
- power systems
- magnetics
- electric machines
- numerical simulation

Thus, the practice of power electronics requires a broad electrical engineering background. In addition, there are fundamental concepts that are unique to the power electronics field, and that require specialized study.

The presence of high-frequency switching makes the understanding of switched-mode converters not straightforward. Hence, converter modeling is central to the study of power electronics. As introduced in Eq. (1.3), the dc component of a periodic waveform is equal to its average value. This ideal can be generalized, to predict the dc components of all converter waveforms via averaging. In Part I of this book, averaged equivalent circuit models of converters operating in steady state are derived. These models not only predict the basic ideal behavior of switched-mode converters, but also model efficiency and losses. Realization of the switching elements, using power semiconductor devices, is also discussed.

Design of the converter control system requires models of the converter dynamics. In Part II of this book, the averaging technique is extended, to describe low-frequency variations in the converter waveforms. Small-signal equivalent circuit models are developed, which predict the control-to-output and line-to-transfer functions, as well as other ac quantities of interest. These models are then employed to design converter control systems and to lend an understanding of the well-known current-programmed control technique.

The magnetic elements are key components of any switching converter. The design of high-power high-frequency magnetic devices having high efficiency and small size and weight is central to most converter technologies. High-frequency power magnetics design is discussed in Part III.

More advanced control, design-oriented analysis, and simulation are the topics of Part IV. The Feedback Theorem, Extra Element Theorem, and n -Extra Element Theorem are techniques of design-oriented analysis that enable analytical solution and design of complex systems, based on the ideas of null double injection. These techniques are applied to converter control systems, damping internal resonances, designing input filters, and analyzing peak- and average-current mode control. The average switch modeling approach to converter modeling is developed, and is employed to model converter dynamics in the discontinuous conduction mode and to perform SPICE-based averaged simulations of converters. High-frequency converter dynamics are considered based on the ideas of converter sampled-data modeling; this explains observed behavior of discontinuous conduction mode converters and of current programmed converters at frequencies approaching half of the switching frequency. Digital control of switching converters is now implemented in a variety of converter applications; analog-to-digital converters, digital pulse-width modulators, and digital compensators are modeled and discussed.

Pollution of the ac power system by rectifier harmonics is a recognized problem. As a result, many converter systems now incorporate low-harmonic rectifiers, which draw sinusoidal currents from the utility system. These modern rectifiers are considerably more sophisticated than the conventional diode bridge: they may contain high-frequency switched-mode converters, with control systems that regulate the ac line current waveform. Modern rectifier technology is treated in Part V.

Resonant converters employ quasi-sinusoidal waveforms, as opposed to the rectangular waveforms of the buck converter illustrated in Fig. 1.9. These resonant converters find application where high-frequency inverters and converters are needed. Resonant converters are modeled in Part VI. Their loss mechanisms, including the processes of zero-voltage switching and zero-current switching, are discussed.

Part I

Converters in Equilibrium



Principles of Steady-State Converter Analysis

2.1 Introduction

In the previous chapter, the buck converter was introduced as a means of reducing the dc voltage, using only nondissipative switches, inductors, and capacitors. The switch produces a rectangular waveform $v_s(t)$ as illustrated in Fig. 2.1. The voltage $v_s(t)$ is equal to the dc input voltage V_g when the switch is in position 1, and is equal to zero when the switch is in position 2. In practice, the switch is realized using power semiconductor devices, such as transistors and diodes, which are controlled to turn on and off as required to perform the function of the ideal switch. The switching frequency f_s , equal to the inverse of the switching period T_s , generally lies in the range of 1 kHz–1 MHz, depending on the switching speed of the semiconductor devices. The




Fig. 2.1 Ideal switch, (a), used to reduce the voltage dc component, and (b) its output voltage waveform $v_s(t)$




Fig. 2.2 Determination of the switch output voltage dc component, by integrating and dividing by the switching period

duty ratio D is the fraction of time that the switch spends in position 1, and is a number between zero and one. The complement of the duty ratio, D' , is defined as $(1 - D)$.

The switch reduces the dc component of the voltage: the switch output voltage $v_s(t)$ has a dc component that is less than the converter dc input voltage V_g . From Fourier analysis, we know that the dc component of $v_s(t)$ is given by its average value $\langle v_s \rangle$, or

$$\langle v_s \rangle = \frac{1}{T_s} \int_0^{T_s} v_s(t) dt \quad (2.1)$$

As illustrated in Fig. 2.2, the integral is given by the area under the curve, or $DT_s V_g$. The average value is therefore

$$\langle v_s \rangle = \frac{1}{T_s} (DT_s V_g) = DV_g \quad (2.2)$$

So the average value, or dc component, of $v_s(t)$ is equal to the duty cycle times the dc input voltage V_g . The switch reduces the dc voltage by a factor of D .

What remains is to insert a low-pass filter as shown in Fig. 2.3. The filter is designed to pass the dc component of $v_s(t)$, but to reject the components of $v_s(t)$ at the switching frequency and its harmonics. To accomplish this, we design the filter such that its cutoff frequency is much lower than the switching frequency. The output voltage $v(t)$ is then essentially equal to the dc component of $v_s(t)$:

$$v \approx \langle v_s \rangle = DV_g \quad (2.3)$$

The converter of Fig. 2.3 has been realized using lossless elements. To the extent that they are ideal, the inductor, capacitor, and switch do not dissipate power. For example, when the switch is closed, its voltage drop is zero, and the current is zero when the switch is open. In either




Fig. 2.3 Insertion of low-pass filer, to remove the switching harmonics and pass only the dc component of $v_s(t)$ to the output




Fig. 2.4 Buck converter dc output voltage V vs. duty cycle D

case, the power dissipated by the switch is zero. Hence, efficiencies approaching 100% can be obtained. So to the extent that the components are ideal, we can realize our objective of changing dc voltage levels using a lossless network.




Fig. 2.5 Three basic converters and their dc conversion ratios $M(D) = V/V_g$: (a) buck, (b) boost, (c) buck-boost

The network of Fig. 2.3 also allows control of the output. Figure 2.4 is the control characteristic of the converter. The output voltage, given by Eq. (2.3), is plotted vs. duty cycle. The buck converter has a linear control characteristic. Also, the output voltage is less than or equal to the input voltage, since $0 \leq D \leq 1$. Feedback systems are often constructed that adjust the duty cycle D to regulate the converter output voltage. Inverters or power amplifiers can also be built, in which the duty cycle varies slowly with time and the output voltage follows.

The buck converter is just one of many possible switching converters. Two other commonly used converters, which perform different voltage conversion functions, are illustrated in Fig. 2.5. In the boost converter, the positions of the inductor and switch are reversed. It is shown later in this chapter that the boost converter steps the voltage up: $V \geq V_g$. Another converter, the buck-boost converter, can either increase or decrease the magnitude of the voltage, but the polarity is inverted. So with a positive input voltage, the ideal buck-boost converter can produce a negative output voltage of any magnitude. It may at first be surprising that dc output voltages can be produced that are greater in magnitude than the input, or that have opposite polarity. But it is indeed possible to produce any desired dc output voltage using a passive network of only inductors, capacitors, and embedded switches.

In the above discussion, it was possible to derive an expression for the output voltage of the buck converter, Eq. (2.3), using some simple arguments based on Fourier analysis. However, it may not be immediately obvious how to directly apply these arguments to find the dc output voltage of the boost, buck-boost, or other converters. The objective of this chapter is the development of a more general method for analyzing any switching converter comprised of a network of inductors, capacitors, and switches [4, 8–13].

The principles of *inductor volt-second balance* and *capacitor charge balance* are derived; these can be used to solve for the inductor currents and capacitor voltages of switching converters. A useful approximation, the *small-ripple* or *linear-ripple approximation*, greatly facilitates the analysis. Some simple methods for selecting the filter element values are also discussed.

2.2 Inductor Volt-Second Balance, Capacitor Charge Balance, and the Small-Ripple Approximation

Let us more closely examine the inductor and capacitor waveforms in the buck converter of Fig. 2.6. It is impossible to build a perfect low-pass filter that allows the dc component to pass but completely removes the components at the switching frequency and its harmonics. So the




Fig. 2.6 Buck converter circuit, with the inductor voltage $v_L(t)$ and capacitor voltage $v_C(t)$ waveforms specifically identified




Fig. 2.7 Output voltage waveform $v(t)$, consisting of dc component V and switching ripple $v_{\text{ripple}}(t)$

low-pass filter must allow at least some small amount of the high-frequency harmonics generated by the switch to reach the output. Hence, in practice the output voltage waveform $v(t)$ appears as illustrated in Fig. 2.7, and can be expressed as

$$v(t) = V + v_{\text{ripple}}(t) \quad (2.4)$$

So the actual output voltage $v(t)$ consists of the desired dc component V , plus a small undesired ac component $v_{\text{ripple}}(t)$ arising from the incomplete attenuation of the switching harmonics by the low-pass filter. The magnitude of $v_{\text{ripple}}(t)$ has been exaggerated in Fig. 2.7.

The output voltage switching ripple should be small in any well-designed converter, since the object is to produce a dc output. For example, in a computer power supply having a 3.3 V output, the switching ripple is normally required to be less than a few tens of millivolts, or less than 1% of the dc component V . So it is nearly always a good approximation to assume that the magnitude of the switching ripple is much smaller than the dc component:

$$\|v_{\text{ripple}}\| \ll V \quad (2.5)$$

Therefore, the output voltage $v(t)$ is well approximated by its dc component V , with the small-ripple term $v_{\text{ripple}}(t)$ neglected:

$$v(t) \approx V \quad (2.6)$$

This approximation, known as the *small-ripple approximation*, or the *linear-ripple approximation*, greatly simplifies the analysis of the converter waveforms and is used throughout this book. With this approximation, we replace the exponential or damped sinusoidal expressions for the inductor and capacitor waveforms with simpler linear waveforms; this approximation is justified provided that the switching period is much shorter than the natural time constants of the circuit. The small-ripple approximation is applied to the inductor currents and capacitor voltages of the converter, which are continuous variables. It must not be applied to discontinuous waveforms of the converter, such as the switch voltage, switch current, or inductor voltage.

Next let us analyze the inductor current waveform. We can find the inductor current by integrating the inductor voltage waveform. With the switch in position 1, the left side of the inductor is connected to the input voltage V_g , and the circuit reduces to Fig. 2.8a. It should be noted here that the reference polarities of $v_L(t)$ and $i_L(t)$ have been carefully defined in Fig. 2.6, and these reference polarities are consistently followed in the circuits of Fig. 2.8a,b. The inductor voltage $v_L(t)$ is given by

$$v_L = V_g - v(t) \quad (2.7)$$

As described above, the output voltage $v(t)$ consists of the dc component V , plus a small ac ripple term $v_{\text{ripple}}(t)$. We can make the small-ripple approximation here, Eq. (2.6), to replace $v(t)$ with its dc component V :

$$v_L \approx V_g - V \quad (2.8)$$

So with the switch in position 1, the inductor voltage is essentially constant and equal to $V_g - V$, as shown in Fig. 2.9. By knowledge of the inductor voltage waveform, the inductor current can be found by use of the definition

$$v_L(t) = L \frac{di_L(t)}{dt} \quad (2.9)$$

Thus, during the first interval, when $v_L(t)$ is approximately $(V_g - V)$, the slope of the inductor current waveform is

$$\frac{di_L(t)}{dt} = \frac{v_L(t)}{L} \approx \frac{V_g - V}{L} \quad (2.10)$$

which follows by dividing Eq. (2.9) by L , and substituting Eq. (2.8). Since the inductor voltage $v_L(t)$ is essentially constant while the switch is in position 1, the inductor current slope is also essentially constant and the inductor current increases linearly.

Similar arguments apply during the second subinterval, when the switch is in position 2. The left side of the inductor is then connected to ground, leading to the circuit of Fig. 2.8b. It is important to consistently define the polarities of the inductor current and voltage; in particular, the polarity of $v_L(t)$ is defined consistently in Figs. 2.7, 2.8a,b. So the inductor voltage during the second subinterval is given by

$$v_L(t) = -v(t) \quad (2.11)$$

Use of the small-ripple approximation, Eq. (2.6), leads to

$$v_L(t) \approx -V \quad (2.12)$$

So the inductor voltage is also essentially constant while the switch is in position 2, as illustrated in Fig. 2.9. Substitution of Eq. (2.12) into Eq. (2.9) and solution for the slope of the inductor current yields

$$\frac{di_L(t)}{dt} \approx -\frac{V}{L} \quad (2.13)$$

Hence, during the second subinterval the inductor current changes with a negative and essentially constant slope.

We can now sketch the inductor current waveform (Fig. 2.10). The inductor current begins at some initial value $i_L(0)$. During the first subinterval, with the switch in position 1, the inductor




Fig. 2.8 Buck converter circuit: (a) while the switch is in position 1, (b) while the switch is in position 2




Fig. 2.9 Steady-state inductor voltage waveform, buck converter




Fig. 2.10 Steady-state inductor current waveform, buck converter

current increases with the slope given in Eq. (2.10). At time $t = DT_s$, the switch changes to position 2. The current then decreases with the constant slope given by Eq. (2.13). At time $t = T_s$, the switch changes back to position 1, and the process repeats.

It is of interest to calculate the inductor current ripple Δi_L . As illustrated in Fig. 2.10, the peak inductor current is equal to the dc component I plus the peak-to-average ripple Δi_L . This peak current flows through not only the inductor, but also through the semiconductor devices that comprise the switch. Knowledge of the peak current is necessary when specifying the ratings of these devices.

Since we know the slope of the inductor current during the first subinterval, and we also know the length of the first subinterval, we can calculate the ripple magnitude. The $i_L(t)$ waveform is symmetrical about I , and hence during the first subinterval the current increases by $2\Delta i_L$ (since Δi_L is the peak ripple, the peak-to-peak ripple is $2\Delta i_L$). So the change in current, $2\Delta i_L$, is equal to the slope (the applied inductor voltage divided by L) times the length of the first subinterval (DT_s):

$$\begin{aligned} \text{(change in } i_L) &= \text{(slope)}(\text{length of subinterval}) \\ (2\Delta i_L) &= \left(\frac{V_g - V}{L}\right)(DT_s) \end{aligned} \quad (2.14)$$

Solution for Δi_L yields

$$\Delta i_L = \frac{V_g - V}{2L}DT_s \quad (2.15)$$

Typical values of Δi_L lie in the range of 10%–20% of the full-load value of the dc component I . It is undesirable to allow Δi_L to become too large; doing so would increase the peak currents of the inductor and of the semiconductor switching devices, and would increase their size and cost. So by design the inductor current ripple is also usually small compared to the dc component I . The small-ripple approximation $i_L(t) \approx I$ is usually justified for the inductor current.

The inductor value can be chosen such that a desired current ripple Δi_L is attained. Solution of Eq. (2.15) for the inductance L yields

$$L = \frac{V_g - V}{2\Delta i_L} DT_s \quad (2.16)$$

This equation is commonly used to select the value of inductance in the buck converter.

It is entirely possible to solve converters exactly, without use of the small-ripple approximation. For example, one could use the Laplace transform to write expressions for the waveforms of the circuits of Fig. 2.8a,b. One could then invert the transforms, match boundary conditions, and find the periodic steady-state solution of the circuit. Having done so, one could then find the dc components of the waveforms and the peak values. But this is a great deal of work, and the results are nearly always intractable. Besides, the extra work involved in writing equations that exactly describe the ripple is a waste of time, since the ripple is small and is undesired. The small-ripple approximation is easy to apply, and quickly yields simple expressions for the dc components of the converter waveforms.

The inductor current waveform of Fig. 2.10 is drawn under steady-state conditions, with the converter operating in equilibrium. Let us consider next what happens to the inductor current when the converter is first turned on. Suppose that the inductor current and output voltage are initially zero, and an input voltage V_g is then applied. As shown in Fig. 2.11, $i_L(0)$ is zero. During the first subinterval, with the switch in position 1, we know that the inductor current will increase, with a slope of $(V_g - v)/L$ and with v initially zero. Next, with the switch in position 2, the inductor current will change with a slope of $-v/L$; since v is initially zero, this slope is essentially zero. It can be seen that there is a net increase in inductor current over the first switching period, because $i_L(T_s)$ is greater than $i_L(0)$. Since the inductor current flows to the output, the output capacitor will charge slightly, and v will increase slightly. The process repeats during the second and succeeding switching periods, with the inductor current increasing during each subinterval 1 and decreasing during each subinterval 2.

As the output capacitor continues to charge and v increases, the slope during subinterval 1 decreases while the slope during subinterval 2 becomes more negative. Eventually, the point is reached where the increase in inductor current during subinterval 1 is equal to the decrease in inductor current during subinterval 2. There is then no net change in inductor current over a




Fig. 2.11 Inductor current waveform during converter turn-on transient

complete switching period, and the converter operates in steady state. The converter waveforms are periodic: $i_L(nT_s) = i_L((n+1)T_s)$. From this point on, the inductor current waveform appears as in Fig. 2.10.

The requirement that, in equilibrium, the net change in inductor current over one switching period be zero leads us to a way to find steady-state conditions in any switching converter: the principle of *inductor volt-second balance*. Given the defining relation of an inductor:

$$v_L(t) = L \frac{di_L(t)}{dt} \quad (2.17)$$

Integration over one complete switching period, say from $t = 0$ to T_s , yields

$$i_L(T_s) - i_L(0) = \frac{1}{L} \int_0^{T_s} v_L(t) dt \quad (2.18)$$

This equation states that the net change in inductor current over one switching period, given by the left-hand side of Eq. (2.18), is proportional to the integral of the applied inductor voltage over the interval. In steady state, the initial and final values of the inductor current are equal, and hence the left-hand side of Eq. (2.18) is zero. Therefore, in steady state the integral of the applied inductor voltage must be zero:

$$0 = \int_0^{T_s} v_L(t) dt \quad (2.19)$$

The right-hand side of Eq. (2.19) has the units of volt-seconds or flux-linkages. Equation (2.19) states that the total area, or net volt-seconds, under the $v_L(t)$ waveform must be zero.

An equivalent form is obtained by dividing both sides of Eq. (2.19) by the switching period T_s :


$$0 = \frac{1}{T_s} \int_0^{T_s} v_L(t) dt = \langle v_L \rangle \quad (2.20)$$

The right-hand side of Eq. (2.20) is recognized as the average value, or dc component, of $v_L(t)$. Equation (2.20) states that, in equilibrium, the applied inductor voltage must have zero dc component.

The inductor voltage waveform of Fig. 2.9 is reproduced in Fig. 2.12, with the area under the $v_L(t)$ curve specifically identified. The total area λ is given by the areas of the two rectangles, or

$$\lambda = \int_0^{T_s} v_L(t) dt = (V_g - V)(DT_s) + (-V)(D'T_s) \quad (2.21)$$

Fig. 2.12 The principle of inductor volt-second balance: in steady state, the net volt-seconds applied to an inductor (*i.e.*, the total area λ) must be zero



The average value is therefore

$$\langle v_L \rangle = \frac{\lambda}{T_s} = D(V_g - V) + D'(-V) \quad (2.22)$$

By equating $\langle v_L \rangle$ to zero, and noting that $D + D' = 1$, one obtains

$$0 = DV_g - (D + D')V = DV_g - V \quad (2.23)$$

Solution for V yields

$$V = DV_g \quad (2.24)$$

which coincides with the result obtained previously, Eq. (2.3). So the principle of inductor volt-second balance allows us to derive an expression for the dc component of the converter output voltage. An advantage of this approach is its generality—it can be applied to any converter. One simply sketches the applied inductor voltage waveform, and equates the average value to zero. This method is used later in this chapter, to solve several more complicated converters.

Similar arguments can be applied to capacitors. The defining equation of a capacitor is

$$i_C(t) = C \frac{dv_C(t)}{dt} \quad (2.25)$$

Integration of this equation over one switching period yields

$$v_C(T_s) - v_C(0) = \frac{1}{C} \int_0^{T_s} i_C(t) dt \quad (2.26)$$

In steady state, the net change over one switching period of the capacitor voltage must be zero, so that the left-hand side of Eq. (2.26) is equal to zero. Therefore, in equilibrium the integral of the capacitor current over one switching period (having the dimensions of amp-seconds, or charge) should be zero. There is no net change in capacitor charge in steady state. An equivalent statement is

$$0 = \frac{1}{T_s} \int_0^{T_s} i_C(t) dt = \langle i_C \rangle \quad (2.27)$$

The average value, or dc component, of the capacitor current must be zero in equilibrium.

This should be an intuitive result. If a dc current is applied to a capacitor, then the capacitor will charge continually and its voltage will increase without bound. Likewise, if a dc voltage is applied to an inductor, then the flux will increase continually and the inductor current will increase without bound. Equation (2.27), called the principle of *capacitor amp-second balance* or *capacitor charge balance*, can be used to find the steady-state currents in a switching converter.

2.3 Boost Converter Example

The boost converter, Fig. 2.13a, is another well-known switched-mode converter that is capable of producing a dc output voltage greater in magnitude than the dc input voltage. A practical realization of the switch, using a MOSFET and diode, is shown in Fig. 2.13b. Let us apply the small-ripple approximation and the principles of inductor volt-second balance and capacitor charge balance to find the steady-state output voltage and inductor current for this converter.




Fig. 2.13 Boost converter: (a) with ideal switch, (b) practical realization using MOSFET and diode




Fig. 2.14 Boost converter circuit, (a) while the switch is in position 1, (b) while the switch is in position 2

With the switch in position 1, the right-hand side of the inductor is connected to ground, resulting in the network of Fig. 2.14a. The inductor voltage and capacitor current for this subinterval are given by

$$\begin{aligned} v_L &= V_g \\ i_C &= -\frac{v}{R} \end{aligned} \tag{2.28}$$

Use of the linear-ripple approximation, $v \approx V$, leads to

$$\begin{aligned} v_L &= V \\ i_C &= -\frac{V}{R} \end{aligned} \quad (2.29)$$

With the switch in position 2, the inductor is connected to the output, leading to the circuit of Fig. 2.14b. The inductor voltage and capacitor current are then

$$\begin{aligned} v_L &= V_g - v \\ i_C &= i_L - \frac{v}{R} \end{aligned} \quad (2.30)$$

Use of the small-ripple approximation, $v \approx V$ and $i_L \approx I$, leads to

$$\begin{aligned} v_L &= V_g - V \\ i_C &= I - \frac{V}{R} \end{aligned} \quad (2.31)$$

Equations (2.29) and (2.31) are used to sketch the inductor voltage and capacitor current waveforms of Fig. 2.15.

It can be inferred from the inductor voltage waveform of Fig. 2.15a that the dc output voltage V is greater than the input voltage V_g . During the first subinterval, $v_L(t)$ is equal to the dc input voltage V_g , and positive volt-seconds are applied to the inductor. Since, in steady-state, the total volt-seconds applied over one switching period must be zero, negative volt-seconds must be applied during the second subinterval. Therefore, the inductor voltage during the second subinterval, $(V_g - V)$, must be negative. Hence, V is greater than V_g .

The total volt-seconds applied to the inductor over one switching period are

$$\int_0^{T_s} v_L(t) dt = (V_g)DT_s + (V_g - V)D'T_s \quad (2.32)$$




Fig. 2.15 Boost converter voltage and current waveforms




Fig. 2.16 Dc conversion ratio $M(D)$ of the boost converter

By equating this expression to zero and collecting terms, one obtains

$$V_g(D + D') - VD' = 0 \quad (2.33)$$

Solution for V , and by noting that $(D + D') = 1$, yields the expression for the output voltage,

$$V = \frac{V_g}{D'} \quad (2.34)$$

The voltage conversion ratio $M(D)$ is the ratio of the output to the input voltage of a dc-dc converter. Equation (2.34) predicts that the voltage conversion ratio is given by

$$M(D) = \frac{V}{V_g} = \frac{1}{D'} = \frac{1}{1-D} \quad (2.35)$$

This equation is plotted in Fig. 2.16. At $D = 0$, $V = V_g$. The output voltage increases as D increases, and in the ideal case tends to infinity as D tends to 1. So the ideal boost converter is capable of producing any output voltage greater than the input voltage. There are, of course, limits to the output voltage that can be produced by a practical boost converter. In the next chapter, component nonidealities are modeled, and it is found that the maximum output voltage of a practical boost converter is indeed limited. Nonetheless, very large output voltages can be produced if the nonidealities are sufficiently small.

The dc component of the inductor current is derived by use of the principle of capacitor charge balance. During the first subinterval, the capacitor supplies the load current, and the capacitor is partially discharged. During the second subinterval, the inductor current supplies the load and, additionally, recharges the capacitor. The net change in capacitor charge over one switching period is found by integrating the $i_C(t)$ waveform of Fig. 2.15b,

$$\int_0^{T_s} i_C(t) dt = \left(-\frac{V}{R} \right) DT_s + \left(I - \frac{V}{R} \right) D'T_s \quad (2.36)$$

Collecting terms, and equating the result to zero, leads to the steady-state result

$$-\frac{V}{R}(D + D') + ID' = 0 \quad (2.37)$$




Fig. 2.17 Variation of inductor current dc component I with duty cycle D , boost converter

By noting that $(D+D') = 1$, and by solving for the inductor current dc component I , one obtains

$$I = \frac{V}{D'R} \quad (2.38)$$

So the inductor current dc component I is equal to the load current, V/R , divided by D' . Substitution of Eq. (2.34) to eliminate V yields

$$I = \frac{V_g}{D'^2R} \quad (2.39)$$

This equation is plotted in Fig. 2.17. It can be seen that the inductor current becomes large as D approaches 1.

This inductor current, which coincides with the dc input current in the boost converter, is greater than the load current. Physically, this must be the case: to the extent that the converter elements are ideal, the converter input and output powers are equal. Since the converter output voltage is greater than the input voltage, the input current must likewise be greater than the output current. In practice, the inductor current flows through the semiconductor forward voltage drops, the inductor winding resistance, and other sources of power loss. As the duty cycle approaches one, the inductor current becomes very large and these component nonidealities lead to large power losses. In consequence, the efficiency of the boost converter decreases rapidly at high duty cycle.

Next, let us sketch the inductor current $i_L(t)$ waveform and derive an expression for the inductor current ripple Δi_L . The inductor voltage waveform $v_L(t)$ has been already found (Fig. 2.15), so we can sketch the inductor current waveform directly. During the first subinterval, with the switch in position 1, the slope of the inductor current is given by

$$\frac{di_L(t)}{dt} = \frac{v_L(t)}{L} = \frac{V_g}{L} \quad (2.40)$$

Likewise, when the switch is in position 2, the slope of the inductor current waveform is

$$\frac{di_L(t)}{dt} = \frac{v_L(t)}{L} = \frac{V_g - V}{L} \quad (2.41)$$

The inductor current waveform is sketched in Fig. 2.18. During the first subinterval, the change in inductor current, $2\Delta i_L$, is equal to the slope multiplied by the length of the subinterval, or




Fig. 2.18 Boost converter inductor current waveform $i_L(t)$




Fig. 2.19 Boost converter output voltage waveform $v(t)$

$$2\Delta i_L = \frac{V_g}{L}DT_s \quad (2.42)$$

Solution for Δi_L leads to

$$\Delta i_L = \frac{V_g}{2L}DT_s \quad (2.43)$$

This expression can be used to select the inductor value L such that a given value of Δi_L is obtained.

Likewise, the capacitor voltage $v(t)$ waveform can be sketched, and an expression derived for the output voltage ripple peak magnitude Δv . The capacitor current waveform $i_C(t)$ is given in Fig. 2.15. During the first subinterval, the slope of the capacitor voltage waveform $v(t)$ is

$$\frac{dv_C(t)}{dt} = \frac{i_C(t)}{C} = \frac{-V}{RC} \quad (2.44)$$

During the second subinterval, the slope is

$$\frac{dv_C(t)}{dt} = \frac{i_C(t)}{C} = \frac{I}{C} - \frac{V}{RC} \quad (2.45)$$

The capacitor voltage waveform is sketched in Fig. 2.19. During the first subinterval, the change in capacitor voltage, $-2\Delta v$, is equal to the slope multiplied by the length of the subinterval:

$$-2\Delta v = \frac{-V}{RC}DT_s \quad (2.46)$$

Solution for Δv yields

$$\Delta v = \frac{V}{2RC}DT_s \quad (2.47)$$

This expression can be used to select the capacitor value C to obtain a given output voltage ripple peak magnitude Δv .

2.4 Ćuk Converter Example

As a second example, consider the Ćuk converter of Fig. 2.20a. This converter performs a dc conversion function similar to the buck–boost converter: it can either increase or decrease the magnitude of the dc voltage, and it inverts the polarity. A practical realization using a transistor and diode is illustrated in Fig. 2.20b.

This converter operates via capacitive energy transfer. As illustrated in Fig. 2.21, capacitor C_1 is connected through L_1 to the input source while the switch is in position 2, and source energy is stored in C_1 . When the switch is in position 1, this energy is released through L_2 to the load.

The inductor currents and capacitor voltages are defined, with polarities assigned somewhat arbitrarily, in Fig. 2.20a. In this section, the principles of inductor volt-second balance and capacitor charge balance are applied to find the dc components of the inductor currents and capacitor voltages. The voltage and current ripple magnitudes are also found.

During the first subinterval, while the switch is in position 1, the converter circuit reduces to Fig. 2.21a. The inductor voltages and capacitor currents are

$$\begin{aligned} v_{L1} &= V_g \\ v_{L2} &= -v_1 - v_2 \\ i_{C1} &= i_2 \\ i_{C2} &= i_2 - \frac{v_2}{R} \end{aligned} \tag{2.48}$$

We next assume that the switching ripple magnitudes in $i_1(t)$, $i_2(t)$, $v_1(t)$, and $v_2(t)$ are small compared to their respective dc components I_1 , I_2 , V_1 , and V_2 . We can therefore make the small-ripple approximation, and Eq. (2.48) becomes




Fig. 2.20 Ćuk converter: (a) with ideal switch, (b) practical realization using MOSFET and diode




Fig. 2.21 Ćuk converter circuit: (a) while switch is in position 1, (b) while switch is in position 2

$$\begin{aligned}
 v_{L1} &= V_g \\
 v_{L2} &= -V_1 - V_2 \\
 i_{C1} &= I_2 \\
 i_{C2} &= I_2 - \frac{V_2}{R}
 \end{aligned} \tag{2.49}$$

During the second subinterval, with the switch in position 2, the converter circuit elements are connected as in Fig. 2.21b. The inductor voltages and capacitor currents are:

$$\begin{aligned}
 v_{L1} &= V_g - v_1 \\
 v_{L2} &= -v_2 \\
 i_{C1} &= i_1 \\
 i_{C2} &= i_2 - \frac{V_2}{R}
 \end{aligned} \tag{2.50}$$

We again make the small-ripple approximation, and hence Eq. (2.50) becomes

$$\begin{aligned}
 v_{L1} &= V_g - V_1 \\
 v_{L2} &= -V_2 \\
 i_{C1} &= I_1 \\
 i_{C2} &= I_2 - \frac{V_2}{R}
 \end{aligned} \tag{2.51}$$

Equations (2.49) and (2.51) are used to sketch the inductor voltage and capacitor current waveforms in Fig. 2.22.




Fig. 2.22 Cuk converter waveforms: (a) inductor voltage $v_{L1}(t)$, (b) inductor voltage $v_{L2}(t)$, (c) capacitor current $i_{C1}(t)$, (d) capacitor current $i_{C2}(t)$

The next step is to equate the dc components, or average values, of the waveforms of Fig. 2.22 to zero, to find the steady-state conditions in the converter. The results are

$$\begin{aligned}\langle v_{L1} \rangle &= DV_g + D' (V_g - V_1) = 0 \\ \langle v_{L2} \rangle &= D (-V_1 - V_2) + D' (-V_2) = 0 \\ \langle i_{C1} \rangle &= DI_2 + D'I_1 = 0 \\ \langle i_{C2} \rangle &= I_2 - \frac{V_2}{R} = 0\end{aligned}\tag{2.52}$$

Solution of this system of equations for the dc components of the capacitor voltages and inductor currents leads to




Fig. 2.23 Dc conversion ratio $M(D) = -V/V_g$ of the Ćuk converter

$$\begin{aligned}
 V_1 &= \frac{V_g}{D'} \\
 V_2 &= -\frac{D}{D'} V_g \\
 I_1 &= -\frac{D}{D'} I_2 = \left(\frac{D}{D'}\right)^2 \frac{V_g}{R} \\
 I_2 &= \frac{V_2}{R} = -\frac{D}{D'} \frac{V_g}{R}
 \end{aligned} \tag{2.53}$$

The dependence of the dc output voltage V_2 on the duty cycle D is sketched in Fig. 2.23.

The inductor current waveforms are sketched in Fig. 2.24a,b, and the capacitor C_1 voltage waveform $v_1(t)$ is sketched in Fig. 2.24c. During the first subinterval, the slopes of the waveforms are given by

$$\begin{aligned}
 \frac{di_1(t)}{dt} &= \frac{v_{L1}(t)}{L_1} = \frac{V_g}{L_1} \\
 \frac{di_2(t)}{dt} &= \frac{v_{L2}(t)}{L_2} = \frac{-V_1 - V_2}{L_2} \\
 \frac{dv_1(t)}{dt} &= \frac{i_{C1}(t)}{C_1} = \frac{I_2}{C_1}
 \end{aligned} \tag{2.54}$$

Equation (2.49) has been used here to substitute for the values of v_{L1} , v_{L2} , and i_{C1} during the first subinterval. During the second interval, the slopes of the waveforms are given by

$$\begin{aligned}
 \frac{di_1(t)}{dt} &= \frac{v_{L1}(t)}{L_1} = \frac{V_g - V_1}{L_1} \\
 \frac{di_2(t)}{dt} &= \frac{v_{L2}(t)}{L_2} = \frac{-V_2}{L_2} \\
 \frac{dv_1(t)}{dt} &= \frac{i_{C1}(t)}{C_1} = \frac{I_1}{C_1}
 \end{aligned} \tag{2.55}$$

Equation (2.51) was used to substitute for the values of v_{L1} , v_{L2} , and i_{C1} during the second subinterval.




Fig. 2.24 Cuk converter waveforms: (a) inductor current $i_1(t)$, (b) inductor current $i_2(t)$, (c) capacitor voltage $v_1(t)$

During the first subinterval, the quantities $i_1(t)$, $i_2(t)$, and $v_1(t)$ change by $2\Delta i_1$, $-2\Delta i_2$, and $-2\Delta v_1$, respectively. These changes are equal to the slopes given in Eq. (2.54), multiplied by the subinterval length DT_s , yielding

$$\begin{aligned}\Delta i_1 &= \frac{V_g DT_s}{2L_1} \\ \Delta i_2 &= \frac{V_1 + V_2}{2L_2} DT_s \\ \Delta v_1 &= \frac{-I_2 DT_s}{2C_1}\end{aligned}\quad (2.56)$$

The dc relationships, Eq. (2.53), can now be used to simplify these expressions and eliminate V_1 , V_2 , and I_1 , leading to

$$\begin{aligned}\Delta i_1 &= \frac{V_g DT_s}{2L_1} \\ \Delta i_2 &= \frac{V_g DT_s}{2L_2} \\ \Delta v_1 &= \frac{V_g D^2 T_s}{2D'RC_1}\end{aligned}\quad (2.57)$$

These expressions can be used to select values of L_1 , L_2 , and C_1 , such that desired values of switching ripple magnitudes are obtained.

Similar arguments cannot be used to estimate the switching ripple magnitude in the output capacitor voltage $v_{2(t)}$. According to Fig. 2.22d, the current $i_{C2}(t)$ is continuous: unlike v_{L1} , v_{L2} , and i_{C1} , the capacitor current $i_{C2}(t)$ is nonpulsating. If the switching ripple of $i_2(t)$ is neglected, then the capacitor current $i_{C2}(t)$ does not contain an ac component. The small-ripple approximation then leads to the conclusion that the output switching ripple Δv is zero.

Of course, the output voltage switching ripple is not zero. To estimate the magnitude of the output voltage ripple in this converter, we must not neglect the switching ripple present in the inductor current $i_2(t)$, since this current ripple is the only source of ac current driving the output capacitor C_2 . A simple way of doing this in the Ćuk converter and in other similar converters is discussed in the next section.

2.5 Estimating the Output Voltage Ripple in Converters Containing Two-Pole Low-Pass Filters

A case where the small-ripple approximation is not useful is in converters containing two-pole low-pass filters, such as in the output of the Ćuk converter (Fig. 2.20) or the buck converter (Fig. 2.25). For these converters, the small-ripple approximation predicts zero output voltage ripple, regardless of the value of the output filter capacitance. The problem is that the only component of output capacitor current in these cases is that arising from the inductor current ripple. Hence, inductor current ripple cannot be neglected when calculating the output capacitor voltage ripple, and a more accurate approximation is needed.

An improved approach that is useful for this case is to estimate the capacitor current waveform $i_C(t)$ more accurately, accounting for the inductor current ripple. The capacitor voltage ripple can then be related to the total charge contained in the positive portion of the $i_C(t)$ waveform.

Consider the buck converter of Fig. 2.25. The inductor current waveform $i_L(t)$ contains a dc component I and linear ripple of peak magnitude Δi_L , as shown in Fig. 2.10. The dc component I must flow entirely through the load resistance R (why?), while the ac switching ripple divides between the load resistance R and the filter capacitor C . In a well-designed converter, in which the capacitor provides significant filtering of the switching ripple, the capacitance C is chosen large enough that its impedance at the switching frequency is much smaller than the load impedance R . Hence nearly all of the inductor current ripple flows through the capacitor, and




Fig. 2.25 The buck converter contains a two-pole output filter




Fig. 2.26 Output capacitor voltage and current waveforms, for the buck converter in Fig. 2.25

very little flows through the load. As shown in Fig. 2.26, the capacitor current waveform $i_C(t)$ is then equal to the inductor current waveform with the dc component removed. The current ripple is linear, with peak value Δi_L .

When the capacitor current $i_C(t)$ is positive, charge is deposited on the capacitor plates and the capacitor voltage $v_C(t)$ increases. Therefore, between the two zero crossings of the capacitor current waveform, the capacitor voltage changes between its minimum and maximum extrema. The waveform is symmetrical, and the total change in v_C is the peak-to-peak output voltage ripple, or $2\Delta v$.

This change in capacitor voltage can be related to the total charge q contained in the positive portion of the capacitor current waveform. By the capacitor relation $Q = CV$,

$$q = C(2\Delta v) \quad (2.58)$$

As illustrated in Fig. 2.26, the charge q is the integral of the current waveform between its zero crossings. For this example, the integral can be expressed as the area of the shaded triangle, having a height Δi_L . Owing to the symmetry of the current waveform, the zero crossings occur at the centerpoints of the DT_s and $D'T_s$ subintervals. Hence, the base dimension of the triangle is $T_s/2$. So the total charge q is given by

$$q = \frac{1}{2} \Delta i_L \frac{T_s}{2} \quad (2.59)$$

Substitution of Eq. (2.58) into Eq. (2.59), and solution for the voltage ripple peak magnitude Δv yields

$$\Delta v = \frac{\Delta i_L T_s}{8C} \quad (2.60)$$




Fig. 2.27 Estimating inductor current ripple when the inductor voltage waveform is continuous

This expression can be used to select a value for the capacitance C such that a given voltage ripple Δv is obtained. In practice, the additional voltage ripple caused by the capacitor equivalent series resistance (ESR) must also be included.

Similar arguments can be applied to inductors. An example is considered in Problem 2.10, in which a two-pole input filter is added to a buck converter as in Fig. 2.33. The capacitor voltage ripple cannot be neglected; doing so would lead to the conclusion that no ac voltage is applied across the input filter inductor, resulting in zero input current ripple. The actual inductor voltage waveform is identical to the ac portion of the input filter capacitor voltage, with linear ripple and with peak value Δv as illustrated in Fig. 2.27. By use of the inductor relation $\lambda = Li$, a result similar to Eq. (2.60) can be derived. The derivation is left as a problem for the student.

2.6 Summary of Key Points

1. The dc component of a converter waveform is given by its average value, or the integral over one switching period, divided by the switching period. Solution of a dc-dc converter to find its dc, or steady state, voltages and currents therefore involves averaging the waveforms.
2. The linear- (or small-) ripple approximation greatly simplifies the analysis. In a well-designed converter, the switching ripples in the inductor currents and capacitor voltages are small compared to the respective dc components, and can be neglected.
3. The small-ripple approximation is properly applied only to inductor currents and capacitor voltages, which are continuous waveforms. Attempts to apply the small-ripple approximation to switched (discontinuous) waveforms lead to erroneous results.
4. The principle of inductor volt-second balance allows determination of the dc voltage components in any switching converter. In steady state, the average voltage applied to an inductor must be zero.
5. The principle of capacitor charge balance allows determination of the dc components of the inductor currents in a switching converter. In steady state, the average current applied to a capacitor must be zero.

6. By knowledge of the slopes of the inductor current and capacitor voltage waveforms, the ac switching ripple magnitudes may be computed. Inductance and capacitance values can then be chosen to obtain desired ripple magnitudes.
7. In converters containing multiple-pole filters, continuous (nonpulsating) voltages and currents are applied to one or more of the inductors or capacitors. Computation of the ac switching ripple in these elements can be done using capacitor charge and/or inductor flux-linkage arguments, without use of the small-ripple approximation.
8. Converters capable of increasing (boost), decreasing (buck), and inverting the voltage polarity (buck-boost and Ćuk) have been described. Converter circuits are explored more fully in the problems and in a later chapter.

PROBLEMS

- 2.1** Analysis and design of a buck-boost converter: A buck-boost converter is illustrated in Fig. 2.28a, and a practical implementation using a transistor and diode is shown in Fig. 2.28b.




Fig. 2.28 Buck-boost converter of Problem 2.1: (a) ideal converter circuit, (b) implementation using MOSFET and diode

- (a) Find the dependence of the equilibrium output voltage V and inductor current I on the duty ratio D , input voltage V_g , and load resistance R . You may assume that the inductor current ripple and capacitor voltage ripple are small.
- (b) Plot your results of part (a) over the range $0 \leq D \leq 1$.
- (c) Dc design: for the specifications

$$\begin{aligned} V_g &= 30 \text{ V} & V &= -20 \text{ V} \\ R &= 4\Omega & f_s &= 40 \text{ kHz} \end{aligned}$$

- (i) Find D and I
- (ii) Calculate the value of L that will make the peak inductor current ripple Δi equal to ten percent of the average inductor current I .
- (iii) Choose C such that the peak output voltage ripple Δv is 0.1 V.

- (d) Sketch the transistor drain current waveform $i_T(t)$ for your design of part (c). Include the effects of inductor current ripple. What is the peak value of i_T ? Also sketch $i_T(t)$ for the case when L is decreased such that Δi is 50% of I . What happens to the peak value of i_T in this case?
- (e) Sketch the diode current waveform $i_D(t)$ for the two cases of part (d).
- 2.2** The boost converter illustrated in Fig. 2.29 operates with the following conditions:

| | |
|---------------------------|-----------------------|
| Input voltage | $V_g = 3.3 \text{ V}$ |
| Output voltage | $V = 5 \text{ V}$ |
| Switching frequency f_s | $= 500 \text{ kHz}$ |

All elements are ideal, and the converter operates in steady state with waveforms similar to those illustrated in Fig. 2.15.

- (a) What is the duty cycle?




Fig. 2.29 Boost converter of Problem 2.2

- (b) Sketch the waveform of the MOSFET drain-to-source voltage. Label the numerical values of all relevant times and voltages.
- (c) Find the dc component of the voltage waveform of Part (b).
- 2.3** In a certain application, an unregulated dc input voltage can vary between 18 and 36 V. It is desired to produce a regulated output of 28 V to supply a 2 A load. Hence, a converter is needed that is capable of both increasing and decreasing the voltage. Since the input and output voltages are both positive, converters that invert the voltage polarity (such as the basic buck-boost converter) are not suited for this application.
- One converter that is capable of performing the required function is the nonisolated SEPIC (single-ended primary inductance converter) shown in Fig. 2.30. This converter has a con-




Fig. 2.30 SEPIC of Problems 2.3 and 2.4

version ratio $M(D)$ that can both buck and boost the voltage, but the voltage polarity is not inverted. In the normal converter operating mode, the transistor conducts during the first subinterval ($0 < t < DT_s$), and the diode conducts during the second subinterval ($DT_s < t < T_s$). You may assume that all elements are ideal.

- (a) Derive expressions for the dc components of each capacitor voltage and inductor current, as functions of the duty cycle D , the input voltage V_g , and the load resistance R .
- (b) A control circuit automatically adjusts the converter duty cycle D , to maintain a constant output voltage of $V = 28$ V. The input voltage slowly varies over the range $18 \text{ V} \leq V_g \leq 36 \text{ V}$. The load current is constant and equal to 2 A. Over what range will the duty cycle D vary? Over what range will the input inductor current dc component I_1 vary?

2.4 For the SEPIC of Problem 2.3,

- (a) Derive expressions for each inductor current ripple and capacitor voltage ripple. Express these quantities as functions of the switching period T_s ; the component values L_1, L_2, C_1, C_2 ; the duty cycle D ; the input voltage V_g ; and the load resistance R .
- (b) Sketch the waveforms of the transistor voltage $v_{DS}(t)$ and transistor current $i_D(t)$, and give expressions for their peak values.

2.5 The switches in the converter of Fig. 2.31 operate synchronously: each is in position 1 for $0 < t < DT_s$, and in position 2 for $DT_s < t < T_s$. Derive an expression for the voltage conversion ratio $M(D) = V/V_g$. Sketch $M(D)$ vs. D .




Fig. 2.31 H-bridge converter of Problems 2.5 and 2.7

2.6 The switches in the converter of Fig. 2.32 operate synchronously: each is in position 1 for $0 < t < DT_s$, and in position 2 for $DT_s < t < T_s$. Derive an expression for the voltage conversion ratio $M(D) = V/V_g$. Sketch $M(D)$ vs. D .




Fig. 2.32 Current-fed bridge converter of Problems 2.6, 2.8, and 2.9

- 2.7** For the converter of Fig. 2.31, derive expressions for the inductor current ripple Δi_L and the capacitor voltage ripple Δv_C .
- 2.8** For the converter of Fig. 2.32, derive an analytical expression for the dc component of the inductor current, I , as a function of D , V_g , and R . Sketch your result vs. D .
- 2.9** For the converter of Fig. 2.32, derive expressions for the inductor current ripple Δi_L and the capacitor voltage ripple Δv_C .
- 2.10** To reduce the switching harmonics present in the input current of a certain buck converter, an input filter consisting of inductor L_1 and capacitor C_1 is added as shown in Fig. 2.33. Such filters are commonly used to meet regulations limiting conducted electromagnetic interference (EMI). For this problem, you may assume that all inductance and capacitance values are sufficiently large, such that all ripple magnitudes are small.




Fig. 2.33 Addition of $L-C$ input filter to buck converter, Problem 2.10

- (a) Sketch the transistor current waveform $i_T(t)$.
- (b) Derive analytical expressions for the dc components of the capacitor voltages and inductor currents.
- (c) Derive analytical expressions for the peak ripple magnitudes of the input filter inductor current and capacitor voltage.
- (d) Given the following values:

| | |
|---------------------------|----------------------|
| Input voltage | $V_g = 48 \text{ V}$ |
| Output voltage | $V = 36 \text{ V}$ |
| Switching frequency f_s | 100 kHz |
| Load resistance | $R = 6 \Omega$ |

Select values for L_1 and C_1 such that (i) the peak voltage ripple on C_1 , Δv_{C1} , is two percent of the dc component V_{C1} , and (ii) the input peak current ripple Δi_1 is 20 mA.

- 2.11** An ideal boost converter is shown in Fig. 2.13a. For the converter operating in steady state, derive exact analytical expressions for:
- (a) the dc component of the output voltage,
 (b) the peak-to-peak inductor current ripple, and
 (c) the peak-to-peak capacitor voltage ripple.

Your expressions should be written in terms of the circuit parameters V_g , R , T_s , L , C , and duty cycle D .



Steady-State Equivalent Circuit Modeling, Losses, and Efficiency

Let us now consider the basic functions performed by a switching converter, and attempt to represent these functions by a simple equivalent circuit. The designer of a converter power stage must calculate the network voltages and currents, and specify the power components accordingly. Losses and efficiency are of prime importance. The use of equivalent circuits is a physical and intuitive approach which allows the well-known techniques of circuit analysis to be employed. As noted in the previous chapter, it is desirable to ignore the small but complicated switching ripple, and model only the important dc components of the waveforms.

The dc transformer is used to model the ideal functions performed by a dc-dc converter [14–17]. This simple model correctly represents the relationships between the dc voltages and currents of the converter. The model can be refined by including losses, such as semiconductor forward voltage drops and on-resistances, inductor core and copper losses, etc. The resulting model can be directly solved, to find the voltages, currents, losses, and efficiency in the actual nonideal converter.

3.1 The DC Transformer Model

As illustrated in Fig. 3.1, any switching converter contains three ports: a power input, a power output, and a control input. The input power is processed as specified by the control input, and then is output to the load. Ideally, these functions are performed with 100% efficiency, and hence

$$P_{in} = P_{out} \quad (3.1)$$



or,

$$V_g I_g = VI \quad (3.2)$$

These relationships are valid only under equilibrium (dc) conditions: during transients, the net stored energy in the converter inductors and capacitors may change, causing Eqs. (3.1) and (3.2) to be violated.

In the previous chapter, we found that we could express the converter output voltage in an equation of the form

$$V = M(D)V_g \quad (3.3)$$

**Fig. 3.1** Switching converter terminal quantities**Fig. 3.2** A switching converter equivalent circuit using dependent sources, corresponding to Eqs. (3.3) and (3.4)

where $M(D)$ is the equilibrium conversion ratio of the converter. For example, $M(D) = D$ for the buck converter, and $M(D) = 1/(1 - D)$ for the boost converter. In general, for ideal PWM converters operating in the continuous conduction mode and containing an equal number of independent inductors and capacitors, it can be shown that the equilibrium conversion ratio M is a function of the duty cycle D and is independent of load.

Substitution of Eq. (3.3) into Eq. (3.2) yields

$$I_g = M(D)I \quad (3.4)$$


Hence, the converter terminal currents are related by the same conversion ratio.

Equations (3.3) and (3.4) suggest that the converter could be modeled using dependent sources, as in Fig. 3.2. An equivalent but more physically meaningful model (Fig. 3.3) can be obtained through the realization that Eqs. (3.1) to (3.4) coincide with the equations of an ideal transformer. In an ideal transformer, the input and output powers are equal, as stated in Eqs. (3.1) and (3.2). Also, the output voltage is equal to the turns ratio times the input voltage. This is consistent with Eq. (3.3), with the turns ratio taken to be the equilibrium conversion ratio $M(D)$. Finally, the input and output currents should be related by the same turns ratio, as in Eq. (3.4).

Thus, we can model the ideal dc-dc converter using the ideal dc transformer model of Fig. 3.3.

This symbol represents the first-order dc properties of any switching dc-dc converter: transformation of dc voltage and current levels, ideally with 100% efficiency, controllable by the duty cycle D . The solid horizontal line indicates that the element is ideal and capable of passing dc voltages and currents. It should be noted that, although standard magnetic core transformers

Fig. 3.3 Ideal dc transformer model of a dc-dc converter operating in continuous conduction mode, corresponding to Eqs. (3.1) to (3.4)



cannot transform dc signals (they saturate when a dc voltage is applied), we are nonetheless free to define the idealized model of Fig. 3.3 for the purpose of modeling dc-dc converters. Indeed, the absence of a physical dc transformer is one of the reasons for building a dc-dc switching converter. So the properties of the dc-dc converter of Fig. 3.1 can be modeled using the equivalent circuit of Fig. 3.3. An advantage of this equivalent circuit is that, for constant duty cycle, it is time invariant: there is no switching or switching ripple to deal with, and only the important dc components of the waveforms are modeled.

The rules for manipulating and simplifying circuits containing transformers apply equally well to circuits containing dc-dc converters. For example, consider the network of Fig. 3.4a, in which a resistive load is connected to the converter output, and the power source is modeled by a Thevenin-equivalent voltage source V_1 and resistance R_1 . The converter is replaced by the dc transformer model in Fig. 3.3. An advantage of this equivalent circuit is that, for constant duty cycle, it is time invariant: there is no switching or switching ripple to deal with, and only the important dc components of the waveforms are modeled.




Fig. 3.4 Example of the use of the dc transformer model: (a) original circuit; (b) substitution of switching dc transformer model; (c) simplification by referring all elements to secondary side

transformer as in Fig. 3.4c; the voltage source V_1 is multiplied by the conversion ratio $M(D)$, and the resistor R_1 is multiplied by $M^2(D)$. This circuit can now be solved using the voltage divider formula to find the output voltage:

$$V = M(D)V_1 \frac{R}{R + M^2(D)R_1} \quad (3.5)$$

It should be apparent that the dc transformer/equivalent circuit approach is a powerful tool for understanding networks containing converters.

3.2 Inclusion of Inductor Copper Loss

The dc transformer model of Fig. 3.3 can be extended, to model other properties of the converter. Nonidealities, such as sources of power loss, can be modeled by adding resistors as appropriate. In later chapters, we will see that converter dynamics can be modeled as well, by adding inductors and capacitors to the equivalent circuit.

Let us consider the inductor copper loss in a boost converter. Practical inductors exhibit power loss of two types: (1) *copper loss*, originating in the resistance of the wire, and (2) *core loss*, due to hysteresis and eddy current losses in the magnetic core. A suitable model that describes the inductor copper loss is given in Fig. 3.5, in which a resistor R_L is placed in series with the inductor. The actual inductor then consists of an ideal inductor, L , in series with the copper loss resistor R_L .

The inductor model of Fig. 3.5 is inserted into the boost converter circuit in Fig. 3.6. The circuit can now be analyzed in the same manner as used for the ideal lossless converter, using the principles of inductor volt-second balance, capacitor charge balance, and the small-ripple approximation. First, we draw the converter circuits during the two subintervals, as in Fig. 3.7.

For $0 < t < DT_s$, the switch is in position 1 and the circuit reduces to Fig. 3.7a. The inductor voltage $v_L(t)$, across the ideal inductor L , is given by

$$v_L(t) = V_g - i(t)R_L \quad (3.6)$$

and the capacitor current $i_C(t)$ is

$$i_C(t) = -\frac{v(t)}{R} \quad (3.7)$$





Fig. 3.5 Modeling inductor copper loss via series resistor R_L

Fig. 3.6 Boost converter circuit, including inductor copper resistance R_L




Fig. 3.7 Boost converter circuits during the two subintervals, including inductor copper loss resistance R_L : (a) with the switch in position 1, (b) with the switch in position 2

Next, we simplify these equations by assuming that the switching ripples in $i(t)$ and $v(t)$ are small compared to their respective dc components I and V . Hence, $i(t) \approx I$ and $v(t) \approx V$, and Eqs. (3.6) and (3.7) become

$$v_L(t) = V_g - IR_L \quad (3.8)$$

$$i_C(t) = -\frac{V}{R}$$

For $DT_s < t < T_s$, the switch is in position 2 and the circuit reduces to Fig. 3.7b. The inductor current and capacitor voltage are then given by

$$\begin{aligned} v_L(t) &= V_g - i(t)R_L - v(t) \approx V_g - IR_L - V \\ i_C(t) &= i(t) - \frac{v(t)}{R} \approx I - \frac{V}{R} \end{aligned} \quad (3.9)$$

We again make the small-ripple approximation.

The principle of inductor volt-second balance can now be invoked. Equations (3.8) and (3.9) are used to construct the inductor voltage waveform $v_L(t)$ in Fig. 3.8. The dc component, or average value, of the inductor voltage $v_L(t)$ is

$$\langle v_L(t) \rangle = \frac{1}{T_s} \int_0^{T_s} v_L(t) dt = D(V_g - IR_L) + D'(V_g - IR_L - V) \quad (3.10)$$

By setting $\langle v_L \rangle$ to zero and collecting terms, one obtains

$$0 = V_g - IR_L - D'V \quad (3.11)$$

(recall that $D + D' = 1$). It can be seen that the inductor winding resistance R_L adds another term to the inductor volt-second balance equation. In the ideal boost converter ($R_L = 0$) example




Fig. 3.8 Inductor voltage and capacitor current waveforms, for the nonideal boost converter of Fig. 3.6

of Chap. 2, we were able to solve this equation directly for the voltage conversion ratio V/V_g . Equation (3.11) cannot be immediately solved in this manner, because the inductor current I is unknown. A second equation is needed, to eliminate I .

The second equation is obtained using capacitor charge balance. The capacitor current $i_C(t)$ waveform is given in Fig. 3.8. The dc component, or average value, of the capacitor current waveform is

$$\langle i_C(t) \rangle = D \left(-\frac{V}{R} \right) + D' \left(I - \frac{V}{R} \right) \quad (3.12)$$

By setting $\langle i_C \rangle$ to zero and collecting terms, one obtains

$$0 = D'I - \frac{V}{R} \quad (3.13)$$

We now have two equations, Eqs. (3.11) and (3.13), and two unknowns, V and I . Elimination of I and solution for V yields

$$\frac{V}{V_g} = \frac{1}{D'} \frac{1}{\left(1 + \frac{R_L}{D'^2 R} \right)} \quad (3.14)$$

This is the desired solution for the converter output voltage V . It is plotted in Fig. 3.9 for several values of R_L/R . It can be seen that Eq. (3.14) contains two terms. The first, $1/D'$, is the ideal conversion ratio, with $R_L = 0$. The second term, $1/(1 + R_L/D'^2 R)$, describes the effect of the inductor winding resistance. If R_L is much less than $D'^2 R$, then the second term is approximately equal to unity and the conversion ratio is approximately equal to the ideal value $1/D'$. However, as R_L is increased in relation to $D'^2 R$, then the second term is reduced in value, and V/V_g is reduced as well.

As the duty cycle D approaches one, the inductor winding resistance R_L causes a major qualitative change in the V/V_g curve. Rather than approaching infinity at $D = 1$, the curve tends to zero. Of course, it is unreasonable to expect that the converter can produce infinite voltage, and it should be comforting to the engineer that the prediction of the model is now more realistic. What happens at $D = 1$ is that the switch is always in position 1. The inductor is never connected to the output, so no energy is transferred to the output and the output voltage tends to zero. The inductor current tends to a large value, limited only by the inductor resistance R_L . A large amount of power is lost in the inductor winding resistance, equal to V_g^2/R_L , while




Fig. 3.9 Output voltage vs. duty cycle, boost converter with inductor copper loss

no power is delivered to the load; hence, we can expect that the converter efficiency tends to zero at $D = 1$.

Another implication of Fig. 3.9 is that the inductor winding resistance R_L limits the maximum voltage that the converter can produce. For example, with $R_L/R = 0.02$, it can be seen that the maximum V/V_g is approximately 3.5. If it is desired to obtain $V/V_g = 5$, then according to Fig. 3.9 the inductor winding resistance R_L must be reduced to less than 1% of the load resistance R . The only problem is that decreasing the inductor winding resistance requires building a larger, heavier, more expensive inductor. So it is usually important to optimize the design, by correctly modeling the effects of loss elements such as R_L , and choosing the smallest inductor that will do the job. We now have the analytical tools needed to do this.


3.3 Construction of Equivalent Circuit Model

Next, let us refine the dc transformer model, to account for converter losses. This will allow us to determine the converter voltages, currents, and efficiency using well-known techniques of circuit analysis.

In the previous section, we used the principles of inductor volt-second balance and capacitor charge balance to write Eqs. (3.11) and (3.13), repeated here:

$$\begin{aligned}\langle v_L \rangle &= 0 = V_g - IR_L - D'V \\ \langle i_C \rangle &= 0 = D'I - \frac{V}{R}\end{aligned}\tag{3.15}$$

Fig. 3.10 Circuit whose loop equation is identical to Eq. (3.16), obtained by equating the average inductor voltage $\langle v_L \rangle$ to zero



These equations state that the dc components of the inductor voltage and capacitor current are equal to zero. Rather than algebraically solving the equations as in the previous section, we can reconstruct a circuit model based on these equations, which describes the dc behavior of the boost converter with inductor copper loss. This is done by constructing a circuit whose Kirchhoff loop and node equations are identical to Eqs. (3.15).

3.3.1 Inductor Voltage Equation

$$\langle v_L \rangle = 0 = V_g - IR_L - D'V \quad (3.16)$$

This equation was derived by use of Kirchhoff's voltage law to find the inductor voltage during each subinterval. The results were averaged and set to zero. Equation (3.16) states that the sum of three terms having the dimensions of voltage are equal to $\langle v_L \rangle$, or zero. Hence, Eq. (3.16) is of the same form as a loop equation; in particular, it describes the dc components of the voltages around a loop containing the inductor, with loop current equal to the dc inductor current I .

So let us construct a circuit containing a loop with current I , corresponding to Eq. (3.16). The first term in Eq. (3.16) is the dc input voltage V_g , so we should include a voltage source of value V_g as shown in Fig. 3.10. The second term is a voltage drop of value IR_L , which is proportional to the current I in the loop. This term corresponds to a resistance of value R_L . The third term is a voltage $D'V$, dependent on the converter output voltage. For now, we can model this term using a dependent voltage source, with polarity chosen to satisfy Eq. (3.16).

3.3.2 Capacitor Current Equation

$$\langle i_C \rangle = 0 = D'I - \frac{V}{R} \quad (3.17)$$

This equation was derived using Kirchhoff's current law to find the capacitor current during each subinterval. The results were averaged, and the average capacitor current was set to zero.

Equation (3.17) states that the sum of two dc currents is equal to $\langle i_C \rangle$, or zero. Hence, Eq. (3.17) is of the same form as a node equation; in particular, it describes the dc components of currents flowing into a node connected to the capacitor. The dc capacitor voltage is V .

So now let us construct a circuit containing a node connected to the capacitor, as in Fig. 3.11, whose node equation satisfies Eq. (3.17). The second term in Eq. (3.17) is a current of magnitude V/R , proportional to the dc capacitor voltage V . This term corresponds to a resistor of value R , connected in parallel with the capacitor so that its voltage is V and hence its current is V/R . The first term is a current $D'I$, dependent on the dc inductor current I . For now, we can model this term using a dependent current source as shown. The polarity of the source is chosen to satisfy Eq. (3.17).

3.3.3 Complete Circuit Model

The next step is to combine the circuits of Figs. 3.10 and 3.11 into a single circuit, as in Fig. 3.12. This circuit can be further simplified by recognizing that the dependent voltage and current sources constitute an ideal dc transformer, as discussed in Sect. 3.1. The $D'V$ dependent voltage source depends on V , the voltage across the dependent current source. Likewise, the $D'I$ dependent current source depends on I , the current flowing through the dependent voltage source. In each case, the coefficient is D' . Hence, the dependent sources form a circuit similar to Fig. 3.2; the fact that the voltage source appears on the primary rather than the secondary side is irrelevant, owing to the symmetry of the transformer. They are therefore equivalent to the dc transformer model of Fig. 3.3, with turns ratio $D' : 1$. Substitution of the ideal dc transformer model for the dependent sources yields the equivalent circuit of Fig. 3.13.

The equivalent circuit model can now be manipulated and solved to find the converter voltages and currents. For example, we can eliminate the transformer by referring the V_g voltage source and R_L resistance to the secondary side. As shown in Fig. 3.14, the voltage source value is divided by the effective turns ratio D' , and the resistance R_L is divided by the square of the turns ratio, D'^2 . This circuit can be solved directly for the output voltage V , using the voltage divider formula:

$$V = \frac{V_g}{D'} \frac{R}{R + \frac{R_L}{D'^2}} = \frac{V_g}{D'} \frac{1}{1 + \frac{R_L}{D'^2 R}} \quad (3.18)$$

This result is identical to Eq. (3.14). The circuit can also be solved directly for the inductor current I , by referring all elements to the transformer primary side. The result is

Fig. 3.11 Circuit whose node equation is identical to Eq. (3.17), obtained by equating the average capacitor current $\langle i_C \rangle$ to zero





Fig. 3.12 The circuits of Figs. 3.10 and 3.11, drawn together





Fig. 3.13 Equivalent circuit model of the boost converter, including a \$D' : 1\$ dc transformer and the inductor winding resistance \$R_L\$

Fig. 3.14 Simplification of the equivalent circuit of Fig. 3.13, by referring all elements to the secondary side of the transformer



$$I = \frac{V_g}{D'^2 R + R_L} = \frac{V_g}{D'^2 R} \frac{1}{1 + \frac{R_L}{D'^2 R}} \quad (3.19)$$

3.3.4 Efficiency

The equivalent circuit model also allows us to compute the converter efficiency \$\eta\$. Figure 3.13 predicts that the converter input power is

$$P_{in} = (V_g)(I) \quad (3.20)$$

The load current is equal to the current in the secondary of the ideal dc transformer, or \$D'I\$. Hence, the model predicts that the converter output power is

$$P_{out} = (V)(D'I) \quad (3.21)$$

Therefore, the converter efficiency is

$$\eta = \frac{P_{out}}{P_{in}} = \frac{(V)(D'I)}{(V_g)(I)} = \frac{V}{V_g} D' \quad (3.22)$$

Substitution of Eq. (3.18) into Eq. (3.22) to eliminate \$V\$ yields

$$\eta = \frac{1}{1 + \frac{R_L}{D'^2 R}} \quad (3.23)$$

This equation is plotted in Fig. 3.15, for several values of \$R_L/R\$. It can be seen from Eq. (3.23) that, to obtain high efficiency, the inductor winding resistance \$R_L\$ should be much smaller than

D'^2R , the load resistance referred to the primary side of the ideal dc transformer. This is easier to do at low duty cycle, where D' is close to unity, than at high duty cycle where D' approaches zero. It can be seen from Fig. 3.15 that the efficiency is typically high at low duty cycles, but decreases rapidly to zero near $D = 1$.




Fig. 3.15 Efficiency vs. duty cycle, boost converter with inductor copper loss

Thus, the basic dc transformer model can be refined to include other effects, such as the inductor copper loss. The model describes the basic properties of the converter, including (a) transformation of dc voltage and current levels, (b) second-order effects such as power losses, and (c) the conversion ratio M . The model can be solved to find not only the output voltage V , but also the inductor current I and the efficiency η . All of the well-known techniques of circuit analysis can be employed to solve the model, making this a powerful and versatile approach.


The example considered so far is a relatively simple one, in which there is only a single loss element, R_L . Of course, real converters are considerably more complicated, and contain a large number of loss elements. When solving a complicated circuit to find the output voltage and efficiency, it behooves the engineer to use the simplest and most physically meaningful method possible. Writing a large number of simultaneous loop or node equations is not the best approach, because its solution typically requires several pages of algebra, and the engineer usually makes algebra mistakes along the way. The practicing engineer often gives up before finding the correct solution. The equivalent circuit approach avoids this situation, because one can simplify the circuit via well-known circuit manipulations such as pushing the circuit elements to the secondary side of the transformer. Often the answer can then be written by inspection, using

the voltage divider rule or other formulas. The engineer develops confidence that the result is correct, and does not contain algebra mistakes.

3.4 How to Obtain the Input Port of the Model

Let us try to derive the model of the buck converter of Fig. 3.16, using the procedure of Sect. 3.3. The inductor winding resistance is again modeled by a series resistor R_L .

Fig. 3.16 Buck converter example



The average inductor voltage can be shown to be

$$\langle v_L \rangle = 0 = DV_g - I_L R_L - V_C \quad (3.24)$$

This equation describes a loop with the dc inductor current I_L . The dc components of the voltages around this loop are: (i) the DV_g term, modeled as a dependent voltage source, (ii) a voltage drop $I_L R_L$, modeled as resistor R_L , and (iii) the dc output voltage V_C .


The average capacitor current is

$$\langle i_C \rangle = 0 = I_L - \frac{V_C}{R} \quad (3.25)$$

This equation describes the dc currents flowing into the node connected to the capacitor. The dc component of inductor current, I_L , flows into this node. The dc load current V_C/R (i.e., the current flowing through the load resistor R) flows out of this node. An equivalent circuit that models Eqs. (3.24) and (3.25) is given in Fig. 3.17. This circuit can be solved to determine the dc output voltage V_C .

What happened to the dc transformer in Fig. 3.17? We expect the buck converter model to contain a dc transformer, with turns ratio equal to the dc conversion ratio, or 1:D. According to Fig. 3.2, the secondary of this transformer is equivalent to a dependent voltage source, of value DV_g . Such a source does indeed appear in Fig. 3.17. But where is the primary? From Fig. 3.2, we expect the primary of the dc transformer to be equivalent to a dependent current source. In

Fig. 3.17 Equivalent circuit derived from Eqs. (3.24) and (3.25)






Fig. 3.18 Converter input current waveform $i_g(t)$





Fig. 3.19 Converter input port dc equivalent circuit



general, to derive this source, it is necessary to find the dc component of the converter input current $i_g(t)$.

The converter input current waveform $i_g(t)$ is sketched in Fig. 3.18. When the switch is in position 1, $i_g(t)$ is equal to the inductor current. Neglecting the inductor current ripple, we have $i_g(t) \approx I_L$. When the switch is in position 2, $i_g(t)$ is zero. The dc component, or average value, of $i_g(t)$ is


$$I_g = \frac{1}{T_s} \int_0^{T_s} i_g(t) dt = D I_L \quad (3.26)$$

The integral of $i_g(t)$ is equal to the area under the $i_g(t)$ curve, or $D T_s I_L$ according to Fig. 3.18. The dc component I_g is therefore $(D T_s I_L)/T_s = D I_L$. Equation (3.26) states that I_g , the dc component of current drawn by the converter out of the V_g source, is equal to $D I_L$. An equivalent circuit is given in Fig. 3.19.

A complete model for the buck converter can now be obtained by combining Figs. 3.17 and 3.19 to obtain Fig. 3.20. The dependent current and voltage sources can be combined into a dc transformer, since the DV_g dependent voltage source has value D times the voltage V_g across the dependent current source, and the current source is the same constant D times the current I_L through the dependent voltage source. So, according to Fig. 3.2, the sources are equivalent to a dc transformer with turns ratio $1:D$, as shown in Fig. 3.21.

In general, to obtain a complete dc equivalent circuit that models the converter input port, it is necessary to write an equation for the dc component of the converter input current. An equivalent circuit corresponding to this equation is then constructed. In the case of the buck converter, as well as in other converters having pulsating input currents, this equivalent circuit contains a dependent current source which becomes the primary of a dc transformer model. In the boost

Fig. 3.21 Equivalent circuit of the buck converter, including a $1 : D$ dc transformer and the inductor winding resistance R_L



converter example of Sect. 3.3, it was unnecessary to explicitly write this equation, because the input current $i_g(t)$ coincided with the inductor current $i(t)$, and hence a complete equivalent circuit could be derived using only the inductor voltage and capacitor current equations.

3.5 Example: Inclusion of Semiconductor Conduction Losses in the Boost Converter Model

As a final example, let us consider modeling semiconductor conduction losses in the boost converter of Fig. 3.22. Another major source of power loss is the conduction loss due to semiconductor device forward voltage drops. The forward voltage of a metal oxide semiconductor field-effect transistor (MOSFET) or bipolar junction transistor (BJT) can be modeled with reasonable accuracy as an on-resistance R_{on} . In the case of a diode, insulated-gate bipolar transistor (IGBT), or thyristor, a voltage source plus an on-resistance yields a model of good accuracy; the on-resistance may be omitted if the converter is being modeled at a single operating point.




Fig. 3.22 Boost converter example

When the gate drive signal is high, the MOSFET turns on and the diode is reverse-biased. The circuit then reduces to Fig. 3.23a. In the conducting state, the MOSFET is modeled by the on-resistance R_{on} . The inductor winding resistance is again represented as in Fig. 3.5. The inductor voltage and capacitor current are given by

$$v_L(t) = V_g - iR_L - iR_{on} \approx V_g - IR_L - IR_{on} \quad (3.27)$$

$$i_C(t) = -\frac{v}{R} \approx -\frac{V}{R}$$

The inductor current and capacitor voltage have again been approximated by their dc components.

When the gate drive signal is low, the MOSFET turns off. The diode becomes forward-biased by the inductor current, and the circuit reduces to Fig. 3.23b. In the conducting state, the diode is modeled in this example by voltage source V_D and resistance R_D . The inductor winding




Fig. 3.23 Boost converter circuits: (a) when MOSFET conducts, (b) when diode conducts

resistance is again modeled by resistance \$R_L\$. The inductor voltage and capacitor current for this subinterval are

$$\begin{aligned} v_L(t) &= V_g - iR_L - V_D - iR_D - v \approx V_g - IR_L - V_D - IR_D - V \\ i_C(t) &= i - \frac{v}{R} \approx I - \frac{V}{R} \end{aligned} \quad (3.28)$$

The inductor voltage and capacitor current waveforms are sketched in Fig. 3.24.

The dc component of the inductor voltage is given by

$$\langle v_L \rangle = D(V_g - IR_L - IR_{on}) + D'(V_g - IR_L - V_D - IR_D - V) = 0 \quad (3.29)$$

By collecting terms and noting that \$D + D' = 1\$, one obtains

$$V_g - IR_L - IDR_{on} - D'V_D - ID'R_D - D'V = 0 \quad (3.30)$$




Fig. 3.24 Inductor voltage \$v_L(t)\$ and capacitor current \$i_C(t)\$ waveforms, for the converter of Fig. 3.22




Fig. 3.25 Equivalent circuit corresponding to Eq. (3.30)




Fig. 3.26 Equivalent circuit corresponding to Eq. (3.32)

This equation describes the dc components of the voltages around a loop containing the inductor, with loop current equal to the dc inductor current I . The resistive terms (for example, IDR_{on}) are interpreted as the voltage drop across resistive elements having current I and resistance equal to the remaining terms (for the example, the effective resistance is DR_{on}). An equivalent circuit is given in Fig. 3.25.

The dc component of the capacitor current is

$$\langle i_C \rangle = D\left(-\frac{V}{R}\right) + D'\left(I - \frac{V}{R}\right) = 0 \quad (3.31)$$

Upon collecting terms, one obtains

$$D'I - \frac{V}{R} = 0 \quad (3.32)$$

This equation describes the dc components of the currents flowing into a node connected to the capacitor, with dc capacitor voltage equal to V . An equivalent circuit is given in Fig. 3.26.

The two circuits are drawn together in Fig. 3.27. The dependent sources are combined into an ideal $D':1$ transformer in Fig. 3.28, yielding the complete dc equivalent circuit model.

Solution of Fig. 3.28 for the output voltage V yields

$$V = \left(\frac{1}{D'}\right)(V_g - D'V_D)\left(\frac{D'^2R}{D'^2R + R_L + DR_{on} + D'R_D}\right) \quad (3.33)$$




Fig. 3.27 The circuits of Figs. 3.25 and 3.26, drawn together

Dividing by V_g gives the voltage conversion ratio:

$$\frac{V}{V_g} = \left(\frac{1}{D'} \right) \left(1 - \frac{D'V_D}{V_g} \right) \left(\frac{1}{1 + \frac{R_L + DR_{on} + D'R_D}{D'^2 R}} \right) \quad (3.34)$$

It can be seen that the effect of the loss elements V_D , R_L , R_{on} , and R_D is to decrease the voltage conversion ratio below the ideal value ($1/D'$).

The efficiency is given by $\eta = P_{out}/P_{in}$. From Fig. 3.28, $P_{in} = V_g I$ and $P_{out} = VD'I$. Hence,

$$\eta = D' \frac{V}{V_g} = \frac{\left(1 - \frac{D'V_D}{V_g} \right)}{\left(1 + \frac{R_L + DR_{on} + D'R_D}{D'^2 R} \right)} \quad (3.35)$$

For high efficiency, we require

$$\begin{aligned} V_g/D' &\gg V_D \\ D'^2 R &\gg R_L + DR_{on} + D'R_D \end{aligned} \quad (3.36)$$

It may seem strange that the equivalent circuit model of Fig. 3.28 contains effective resistances DR_{on} and $D'R_D$, whose values vary with duty cycle. The reason for this dependence is that the semiconductor on-resistances are connected in the circuit only when their respective semiconductor devices conduct. For example, at $D = 0$, the MOSFET never conducts, and the effective resistance DR_{on} disappears from the model. These effective resistances correctly model the average power losses in the elements. For instance, the equivalent circuit predicts that the power loss in the MOSFET on-resistance is $I^2 DR_{on}$. In the actual circuit, the MOSFET conduction loss is $I^2 R_{on}$ while the MOSFET conducts, and zero while the MOSFET is off. Since the MOSFET conducts with duty cycle D , the average conduction loss is $DI^2 R_{on}$, which coincides with the prediction of the model.

In general, to predict the power loss in a resistor R , we must calculate the root-mean-square current I_{rms} through the resistor, rather than the average current. The average power loss is then




Fig. 3.28 Equivalent circuit model of the boost converter of Fig. 3.22, including ideal dc transformer, inductor winding resistance, and MOSFET and diode conduction losses




Fig. 3.29 Transistor current waveform, for various filter inductor values: (a) with a very large inductor, such that $\Delta i \approx 0$; (b) with a typical inductor value, such that $\Delta i = 0.1I$; (c) with a small inductor value, chosen such that $\Delta i = I$

given by $I_{rms}^2 R$. Nonetheless, the average model of Fig. 3.28 correctly predicts average power loss, provided that the inductor current ripple is small. For example, consider the MOSFET conduction loss in the buck converter. The actual transistor current waveform is sketched in Fig. 3.29, for several values of inductor current ripple Δi . Case (a) corresponds to use of an infinite inductance L , leading to zero inductor current ripple. As shown in Table 3.1, the MOSFET conduction loss is then given by $I_{rms}^2 R_{on} = DI^2 R_{on}$, which agrees exactly with the prediction of the average model. Case (b) is a typical choice of inductance L , leading to an inductor current ripple of $\Delta i = 0.1I$. The exact MOSFET conduction loss, calculated using the rms value of MOSFET current, is then only 0.33% greater than the prediction of the average model. In the extreme case (c) where $\Delta i = I$, the actual conduction loss is 33% greater than that predicted by the average model. Thus, the dc (average) model correctly predicts losses in the component nonidealities, even though rms currents are not calculated. The model is accurate provided that the inductor current ripple is small.

Table 3.1 Effect of inductor current ripple on MOSFET conduction loss

| Inductor current ripple | MOSFET rms current | Average power loss in R_{on} |
|-------------------------|----------------------|--------------------------------|
| (a) $\Delta i = 0$ | $I\sqrt{D}$ | $DI^2 R_{on}$ |
| (b) $\Delta i = 0.1i$ | $(1.00167)I\sqrt{D}$ | $(1.0033)DI^2 R_{on}$ |
| (c) $\Delta i = I$ | $(1.155)I\sqrt{D}$ | $(1.3333)DI^2 R_{on}$ |

3.6 Summary of Key Points

1. The dc transformer model represents the primary functions of any dc-dc converter: transformation of dc voltage and current levels, ideally with 100% efficiency, and control of the conversion ratio M via the duty cycle D . This model can be easily manipulated and solved using familiar techniques of conventional circuit analysis.
2. The model can be refined to account for loss elements such as inductor winding resistance and semiconductor on-resistances and forward voltage drops. The refined model predicts the voltages, currents, and efficiency of practical nonideal converters.

3. In general, the dc equivalent circuit for a converter can be derived from the inductor volt-second balance and capacitor charge balance equations. Equivalent circuits are constructed whose loop and node equations coincide with the volt-second and charge balance equations. In converters having a pulsating input current, an additional equation is needed to model the converter input port; this equation may be obtained by averaging the converter input current.

PROBLEMS

- 3.1** In the buck-boost converter of Fig. 3.30, the inductor has winding resistance R_L . All other losses can be ignored.

- (a) Derive an expression for the nonideal voltage conversion ratio V/V_g .
- (b) Plot your result of part (a) over the range $0 \leq D \leq 1$, for $R_L/R = 0, 0.01$, and 0.05 .
- (c) Derive an expression for the efficiency. Manipulate your expression into a form similar to Eq. (3.35)




Fig. 3.30 Nonideal buck-boost converter, Problems 3.1 and 3.2

- 3.2** The inductor in the buck-boost converter of Fig. 3.30 has winding resistance R_L . All other losses can be ignored. Derive an equivalent circuit model for this converter. Your model should explicitly show the input port of the converter, and should contain two dc transformers.

- 3.3** In the converter of Fig. 3.31, the inductor has winding resistance R_L . All other losses can be ignored. The switches operate synchronously: each is in position 1 for $0 < t < DT_s$, and in position 2 for $DT_s < t < T_s$.

- (a) Derive an expression for the nonideal voltage conversion ratio V/V_g .




Fig. 3.31 Nonideal current-fed bridge converter, Problems 3.3 and 3.4

- (b) Plot your result of part (a) over the range $0 \leq D \leq 1$, for $R_L/R = 0, 0.01$, and 0.05 .
 (c) Derive an expression for the efficiency. Manipulate your expression into a form similar to Eq. (3.35)

3.4 The inductor in the converter of Fig. 3.31 has winding resistance R_L . All other losses can be ignored. Derive an equivalent circuit model for this converter.

3.5 In the buck converter of Fig. 3.32, the MOSFET has on-resistance R_{on} and the diode forward voltage drop can be modeled by a constant voltage source V_D . All other losses can be neglected.




Fig. 3.32 Nonideal buck converter, Problem 3.5

- (a) Derive a complete equivalent circuit model for this converter.
 (b) Solve your model to find the output voltage V .
 (c) Derive an expression for the efficiency. Manipulate your expression into a form similar to Eq. (3.35).

3.6 A single-cell lithium-polymer battery is to be used to power a 3.3 V load. The battery voltage can vary over the usable range $3.0 \text{ V} \leq V_{batt} \leq 4.2 \text{ V}$. It has been decided to use a buck-boost converter for this application, as illustrated in Fig. 3.33 below. A suitable MOSFET transistor has been found for Q_1 , having an on-resistance of $R_{on} = 50 \text{ m}\Omega$. A low- V_F (low forward voltage) Schottky diode is employed for D_1 ; this diode can be modeled as a fixed voltage drop of $V_D = 0.2 \text{ V}$, in series with an effective resistance of $R_D = 0.1 \Omega$. The inductor has winding resistance R_L . All other sources of loss can be neglected.

- (a) Derive an equivalent circuit that models the dc properties of this converter. Include the transistor, diode, and inductor conduction losses as described above. Your equivalent circuit model should correctly describe the converter dc input port. Give analytical expressions for all elements in your model.

“Analytical expressions” are equations or expressions that are written in terms of variable names such as D , R_{on} , V_D , etc., and that do not have numerical values substituted.




Fig. 3.33 Nonideal buck-boost converter powering a 3.3 V load from a lithium-polymer battery, Problem 3.6

- (b) Solve your model to find analytical expressions for the converter output voltage and efficiency.
- (c) It is decided that the converter must operate with an efficiency of at least 80% under the following operating condition:

Input voltage $V_{batt} = 4.0 \text{ V}$

Output voltage $V = 3.3 \text{ V}$

Load current $I = 2 \text{ A}$

You should assume that a controller system (not shown in Fig. 3.33) adjusts the duty cycle as necessary to regulate the output voltage to be $V = 3.3 \text{ V}$. To meet the above requirements, how large can the inductor winding resistance R_L be? At what duty cycle will the converter then operate? *Note:* there is an easy way and a not-so-easy way to solve this part.

- (d) For your design of Part (c), compute the power loss in each element.
- (e) Accurately plot the converter output voltage and efficiency over the complete range $0 \leq D \leq 1$, using the value of inductor winding resistance R_L computed in Part (c).
- (f) Discuss your plot of Part (e). Does it behave as you expect? Explain.
- 3.7** To reduce the switching harmonics present in the input current of a certain buck converter, an input filter is added as shown in Fig. 3.34. Inductors L_1 and L_2 contain winding resistances R_{L1} and R_{L2} , respectively. The MOSFET has on-resistance R_{on} , and the diode forward voltage drop can be modeled by a constant voltage V_D plus a resistor R_D . All other losses can be ignored.




Fig. 3.34 Buck converter with input filter, Problem 3.7

- (a) Derive a complete equivalent circuit model for this circuit.
- (b) Solve your model to find the dc output voltage V .
- (c) Derive an expression for the efficiency. Manipulate your expression into a form similar to Eq. (3.35).
- 3.8** A 1.5 V battery is to be used to power a 5 V, 1 A load. It has been decided to use a buck-boost converter in this application. A suitable transistor is found with an on-resistance of $35 \text{ m}\Omega$, and a Schottky diode is found with a forward drop of 0.5 V. The on-resistance of the Schottky diode may be ignored. The power stage schematic is shown in Fig. 3.35.
- (a) Derive an equivalent circuit that models the dc properties of this converter. Include the transistor and diode conduction losses, as well as the inductor copper loss, but ignore all other sources of loss. Your model should correctly describe the converter dc input port.
- (b) It is desired that the converter operates with at least 70% efficiency under nominal conditions (i.e., when the input voltage is 1.5 V and the output is 5 V at 1 A). How




Fig. 3.35 Nonideal buck-boost converter powering a 5 V load from a 1.5 V battery, Problem 3.8

large can the inductor winding resistance be? At what duty cycle will the converter then operate? *Note:* there is an easy way and a not-so-easy way to analytically solve this part.

- (c) For your design of part (b), compute the power loss in each element.
- (d) Plot the converter output voltage and efficiency over the range $0 \leq D \leq 1$, using the value of inductor winding resistance which you selected in part (b).
- (e) Discuss your plot of part (d). Does it behave as you expect? Explain.

For Problems 3.9 and 3.10, a transistor having an on-resistance of 0.5Ω is used. To simplify the problems, you may neglect all losses other than the transistor conduction loss. You may also neglect the dependence of MOSFET on-resistance on rated blocking voltage. These simplifying assumptions reduce the differences between converters, but do not change the conclusions regarding which converter performs best in the given situations.

- 3.9** It is desired to interface a 500 V dc source to a 400 V, 10 A load using a dc-dc converter. Two possible approaches, using buck and buck-boost converters, are illustrated in Fig. 3.36. Use the assumptions described above to:




Fig. 3.36 Problem 3.9: interfacing a 500 V source to a 400 V load, using: (a) a buck converter, (b) a buck-boost converter

- (a) Derive equivalent circuit models for both converters, which model the converter input and output ports as well as the transistor conduction loss.
- (b) Determine the duty cycles that cause the converters to operate with the specified conditions.
- (c) Compare the transistor conduction losses and efficiencies of the two approaches, and conclude which converter is better suited to the specified application.
- 3.10** It is desired to interface a 300 V battery to a 400 V, 10 A load using a dc-dc converter. Two possible approaches, using boost and buck-boost converters, are illustrated in Fig. 3.37. Using the assumptions described above (before Problem 3.9), determine the efficiency and power loss of each approach. Which converter is better for this application?




Fig. 3.37 Problem 3.10: interfacing a 300 V battery to a 400 V load, using: (a) a boost converter, (b) a buck-boost converter

- 3.11** A buck converter is operated from the rectified 230 V ac mains, such that the converter dc input voltage is

$$V_g = 325 \text{ V} \pm 20\%$$

A control circuit automatically adjusts the converter duty cycle D , to maintain a constant dc output voltage of $V = 240 \text{ V}$ dc. The dc load current I can vary over a 10: 1 range:

$$10 \text{ A} \leq I \leq 1 \text{ A}$$

The MOSFET has an on-resistance of 0.8Ω . The diode conduction loss can be modeled by a 0.7 V source in series with a 0.2Ω resistor. All other losses can be neglected.

- (a) Derive an equivalent circuit that models the converter input and output ports, as well as the loss elements described above.
- (b) Given the range of variation of V_g and I described above, over what range will the duty cycle vary?

- (c) At what operating point (i.e., at what value of V_g and I) is the converter power loss the largest? What is the value of the efficiency at this operating point?

3.12 In the Ćuk converter of Fig. 3.38, the MOSFET has on-resistance R_{on} and the diode has a constant forward voltage drop V_D . All other losses can be neglected.




Fig. 3.38 Ćuk converter, Problem 3.12

- (a) Derive an equivalent circuit model for this converter. *Suggestion:* if you do not know how to handle some of the terms in your dc equations, then temporarily leave them as dependent sources. A more physical representation of these terms may become apparent once dc transformers are incorporated into the model.
- (b) Derive analytical expressions for the converter output voltage and for the efficiency.
- (c) For $V_D = 0$, plot V/V_g vs. D over the range $0 \leq D \leq 1$, for (i) $R_{on}/R = 0.01$, and (ii) $R_{on}/R = 0.05$.
- (d) For $V_D = 0$, plot the converter efficiency over the range $0 \leq D \leq 1$, for (i) $R_{on}/R = 0.01$, and (ii) $R_{on}/R = 0.05$.



Switch Realization

We have seen in previous chapters that the switching elements of the buck, boost, and several other dc–dc converters can be implemented using a transistor and diode. One might wonder why this is so, and how to realize semiconductor switches in general. These are worthwhile questions to ask, and switch implementation can depend on the power processing function being performed. The switches of inverters and cycloconverters require more complicated implementations than those of dc–dc converters. Also, the way in which a semiconductor switch is implemented can alter the behavior of a converter in ways not predicted by the ideal-switch analysis of the previous chapters—an example is the discontinuous conduction mode treated in the next chapter. The realization of switches using transistors and diodes is the subject of this chapter.

Semiconductor power devices behave as single-pole single-throw (SPST) switches, represented ideally in Fig. 4.1. So, although we often draw converter schematics using ideal single-pole double-throw (SPDT) switches as in Fig. 4.2a, the schematic of Fig. 4.2b containing SPST switches is more realistic. The realization of a SPDT switch using two SPST switches is not as trivial as it might at first seem, because Fig. 4.2a,b are not exactly equivalent. It is possible for both SPST switches to be simultaneously in the on state or in the off state, leading to behavior not predicted by the SPDT switch of Fig. 4.2a. In addition, it is possible for the switch state to depend on the applied voltage or current waveforms—a familiar example is the diode. Indeed, and it is common for these phenomena to occur in converters operating at light load, or occasionally at heavy load, leading to the discontinuous conduction mode previously mentioned. The converter properties are then significantly modified.

How an ideal switch can be realized using semiconductor devices depends on the polarity of the voltage that the devices must block in the off state, and on the polarity of the current that the devices must conduct in the on state. For example, in the dc–dc buck converter of Fig. 4.2b, switch A must block positive voltage V_g when in the off state, and must conduct positive current i_L when in the on state. If, for all intended converter operating points, the current and blocking voltage lie in a single quadrant of the plane as illustrated in Fig. 4.3, then the switch can be implemented in a simple manner using a transistor or a diode. Use of single-quadrant switches is common in dc–dc converters. Their operation is discussed briefly here.




Fig. 4.1 SPST switch, with defined voltage and current polarities




Fig. 4.2 Buck converter: (a) containing SPDT switch, (b) containing two SPST switches

In inverter circuits, two-quadrant switches are required. The output current is ac, and hence is sometimes positive and sometimes negative. If this current flows through the switch, then its current is ac, and the semiconductor switch realization is more complicated. A two-quadrant SPST switch can be realized using a transistor and diode. The dual case also sometimes occurs, in which the switch current is always positive, but the blocking voltage is ac. This type of two-quadrant switch can be constructed using a different arrangement of a transistor and diode. Cycloconverters generally require four-quadrant switches, which are capable of blocking ac voltages and conducting ac currents. Realizations of these elements are also discussed in this chapter.

Next, the synchronous rectifier is examined. The reverse-conducting capability of the metal-oxide-semiconductor field-effect transistor (MOSFET) allows it to be used where a diode would normally be required. If the MOSFET on-resistance is sufficiently small, then its conduction loss is less than that obtained using a diode. Synchronous rectifiers are sometimes used in low-voltage high-current applications to obtain improved efficiency. Several basic references treating single-, two-, and four-quadrant switches are listed in the bibliography [4, 18–25].




Fig. 4.3 A single-quadrant switch is capable of conducting currents of a single polarity, and of blocking voltages of a single polarity

Several power semiconductor devices are briefly discussed in Sect. 4.2. Majority-carrier devices, including the MOSFET and Schottky diode, exhibit very fast switching times, and hence are preferred when the off-state voltage levels are not too high. Minority-carrier devices, including the bipolar junction transistor (BJT), insulated-gate bipolar transistor (IGBT), and thyristors [silicon-controlled rectifier (SCR) and gate turn-off thyristor (GTO)] exhibit high breakdown voltages with low forward voltage drops, at the expense of reduced switching speed. Recent diodes and FET devices based on wide-bandgap semiconductors (SiC and GaN) represent a significant advance in the tradeoff between breakdown voltage, forward voltage drop, and switching times.

Having realized the switches using semiconductor devices, switching loss can next be discussed. There are a number of mechanisms that cause energy to be lost during the switching transitions [26]. When a transistor drives a clamped inductive load, it experiences high instantaneous power loss during the switching transitions. Diode stored charge further increases this loss, during the transistor turn-on transition. Energy stored in certain parasitic capacitances and inductances is lost during switching. Parasitic ringing, which decays before the end of the switching period, also indicates the presence of switching loss. Switching loss increases directly with switching frequency, and imposes a maximum limit on the operating frequencies of practical converters.

4.1 Switch Applications

4.1.1 Single-Quadrant Switches

The ideal SPST switch is illustrated in Fig. 4.1. The switch contains power terminals 1 and 0, with current and voltage polarities defined as shown. In the on state, the voltage v is zero, while the current i is zero in the off state. There is sometimes a third terminal C , where a control signal is applied. Distinguishing features of the SPST switch include the control method (active vs. passive) and the region of the i - v plane in which they can operate.

A passive switch does not contain a control terminal C . The state of the switch is determined by the waveforms $i(t)$ and $v(t)$ applied to terminals 0 and 1. The most common example is the diode, illustrated in Fig. 4.4. The ideal diode requires that $v(t) \leq 0$ and $i(t) \geq 0$. The diode is off ($i = 0$) when $v < 0$, and is on ($v = 0$) when $i > 0$. It can block negative voltage but not positive voltage. A passive SPST switch can be realized using a diode provided that the intended operating points [i.e., the values of $v(t)$ and $i(t)$ when the switch is in the on and off states] lie on the diode characteristic of Fig. 4.4b.




Fig. 4.4 Diode symbol (a), and its ideal characteristic (b)

The conducting state of an active switch is determined by the signal applied to the control terminal C . The state does not directly depend on the waveforms $v(t)$ and $i(t)$ applied to terminals 0 and 1. The BJT, MOSFET, IGBT, GTO, and MCT are examples of active switches. Idealized characteristics $i(t)$ vs. $v(t)$ for the BJT and IGBT are sketched in Fig. 4.5. When the




Fig. 4.5 Bipolar junction transistor (BJT) and insulated-gate bipolar transistor (IGBT) symbols (a), and their idealized switch characteristics (b)




Fig. 4.6 Power MOSFET symbol (a), and its idealized switch characteristic (b)

control terminal causes the transistor to be in the off state, $i = 0$ and the device is capable of blocking positive voltage: $v \geq 0$. When the control terminal causes the transistor to be in the on state, $v = 0$ and the device is capable of conducting positive current: $i \geq 0$. The reverse-conducting and reverse-blocking characteristics of the BJT and IGBT are poor or nonexistent, and have essentially no application in the power converter area. The power MOSFET (Fig. 4.6) has similar characteristics, except that it is able to conduct current in the reverse direction. With one notable exception (the synchronous rectifier discussed later), the MOSFET is normally operated with $i \geq 0$, in the same manner as the BJT and IGBT. So an active SPST switch can be realized using a BJT, IGBT, or MOSFET, provided that the intended operating points lie on the transistor characteristic of Fig. 4.5b.

To determine how to implement an SPST switch using a transistor or diode, one compares the switch operating points with the $i - v$ characteristics of Figs. 4.4b, 4.5b, and 4.6b. For example, when it is intended that the SPDT switch of Fig. 4.2a be in position 1, SPST switch A of




Fig. 4.7 Operating points of switch A, (a), and switch B, (b), in the buck converter of Fig. 4.2b

Fig. 4.2b is closed, and SPST switch B is opened. Switch A then conducts the positive inductor current, $i_A = i_L$, and switch B must block negative voltage, $v_B = -V_g$. These switch operating points are illustrated in Fig. 4.7. Likewise, when it is intended that the SPDT switch of Fig. 4.2a be in position 2, then SPST switch A is opened and switch B is closed. Switch B then conducts the positive inductor current, $i_B = i_L$, while switch A blocks positive voltage, $v_A = V_g$.

By comparison of the switch A operating points of Fig. 4.7a with Figs. 4.5b and 4.6b, it can be seen that a transistor (BJT, IGBT, or MOSFET) could be used, since switch A must block positive voltage and conduct positive current. Likewise, comparison of Fig. 4.7b with Fig. 4.4b reveals that switch B can be implemented using a diode, since switch B must block negative voltage and conduct positive current. Hence a valid switch realization is given in Fig. 4.8.

Figure 4.8 is an example of a single-quadrant switch realization: the devices are capable of conducting current of only one polarity, and blocking voltage of only one polarity. When the controller turns the transistor on, the diode becomes reverse-biased since $v_B = -V_g$. It is required that V_g be positive; otherwise, the diode will be forward-biased. The transistor conducts current i_L . This current should also be positive, so that the transistor conducts in the forward direction.

When the controller turns the transistor off, the diode must turn on so that the inductor current can continue to flow. Turning the transistor off causes the inductor current $i_L(t)$ to decrease. Since $v_L(t) = Ldi_L(t)/dt$, the inductor voltage becomes sufficiently negative to forward-bias the diode, and the diode turns on. Diodes that operate in this manner are sometimes called *freewheeling diodes*. It is required that i_L be positive; otherwise, the diode cannot be forward-




Fig. 4.8 Implementation of SPST switches of Fig. 4.2b using a transistor and diode

biased since $i_B = i_L$. The transistor blocks voltage V_g ; this voltage should be positive to avoid operating the transistor in the reverse blocking mode.

4.1.2 Current-Bidirectional Two-Quadrant Switches

In any number of applications such as dc-ac inverters and servo amplifiers, it is required that the switching elements conduct currents of both polarities, but block only positive voltages. A current-bidirectional two-quadrant SPST switch of this type can be realized using a transistor and diode, connected in an antiparallel manner as in Fig. 4.9.

The MOSFET of Fig. 4.6 is also a two-quadrant switch. However, it should be noted here that practical power MOSFETs inherently contain a built-in diode, often called the *body diode*, as illustrated in Fig. 4.10a. The switching speed of the body diode typically is slower than that of the MOSFET. If the body diode is allowed to conduct, then high peak currents can occur during the diode turn-off transition. Some MOSFETs are not rated to handle these currents, and device failure can occur. To avoid this situation, external series and antiparallel diodes can be added as




Fig. 4.9 A current-bidirectional two-quadrant SPST switch: (a) implementation using a transistor and antiparallel diode, (b) idealized switch characteristics




Fig. 4.10 The power MOSFET inherently contains a built-in body diode: (a) equivalent circuit, (b) addition of external diodes to prevent conduction of body diode





Fig. 4.11 Inverter circuit using two-quadrant switches

Fig. 4.12 Output voltage vs. duty cycle, for the inverter of Fig. 4.11. This converter can produce both positive and negative output voltages



in Fig. 4.10b. Power MOSFETs can be specifically designed to have a fast recovery body diode, and to operate reliably when the body diode is allowed to conduct the rated MOSFET current. However, significant switching loss induced by the diode reverse-recovery process (discussed later in this chapter) may occur, depending on the switching speed and stored charge of the body diode.

A SPDT current-bidirectional two-quadrant switch can again be derived using two SPST switches as in Fig. 4.2b. An example is given in Fig. 4.11. This converter operates from positive and negative dc supplies, and can produce an ac output voltage $v(t)$ having either polarity. Transistor Q_2 is driven with the complement of the Q_1 drive signal, so that Q_1 conducts during the first subinterval $0 < t < DT_s$, and Q_2 conducts during the second subinterval $DT_s < t < T_s$.

It can be seen from Fig. 4.11 that the switches must block voltage $2V_g$. It is required that V_g be positive; otherwise, diodes D_1 and D_2 will conduct simultaneously, shorting out the source.

It can be shown via inductor volt-second balance that

$$v_0 = (2D - 1)V_g \quad (4.1)$$

This equation is plotted in Fig. 4.12. The converter output voltage v_0 is positive for $D > 0.5$, and negative for $D < 0.5$. By sinusoidal variation of the duty cycle,




Fig. 4.13 The switches in the inverter of Fig. 4.11 must be capable of conducting both positive and negative current, but need block only positive voltage




Fig. 4.14 The dc-3 ϕ ac voltage-source inverter requires two-quadrant switches

$$D(t) = 0.5 + D_m \sin(\omega t) \quad (4.2)$$

with D_n being a constant less than 0.5, the output voltage becomes sinusoidal. Hence this converter could be used as a dc-ac inverter.

The load current is given by v_0/R ; in equilibrium, this current coincides with the inductor current i_L ,

$$i_L = \frac{v_0}{R} = (2D - 1) \frac{V_g}{R} \quad (4.3)$$

The switches must conduct this current. So the switch current is also positive when $D > 0.5$, and negative when $D < 0.5$. With high-frequency duty-cycle variations, the $L - C$ filter may introduce a phase lag into the inductor current waveform, but it is nonetheless true that switch currents of both polarities occur. So the switch must operate in two quadrants of the plane, as illustrated in Fig. 4.13. When i_L is positive, Q_1 and D_2 alternately conduct. When i_L is negative, Q_2 and D_1 alternately conduct.

A well-known dc-3 ϕ ac inverter circuit, the *voltage-source inverter* (VSI), operates in a similar manner. As illustrated in Fig. 4.14, the VSI contains three two-quadrant SPDT switches, one per phase. These switches block the dc input voltage V_g , and must conduct the output ac phase currents i_a , i_b , and i_c , respectively. Figure 4.14 illustrates realization of the current-bidirectional switches using IGBTs with antiparallel diodes.

Another current-bidirectional two-quadrant switch example is the bidirectional battery charger/discharger illustrated in Fig. 4.15. This converter can be used, for example, to inter-




Fig. 4.15 Bidirectional battery charger/discharger, based on the dc–dc buck converter

face a battery to the main power bus of a spacecraft. Both the dc bus voltage v_{bus} and the battery voltage v_{batt} are always positive. The semiconductor switch elements block positive voltage v_{bus} . When the battery is being charged, i_L is positive, and Q_1 and D_2 alternately conduct current. When the battery is being discharged, i_L is negative, and Q_2 and D_1 alternately conduct. At the time a diode would conduct, it is possible for the gate driver to turn on its antiparallel MOSFET; the MOSFET then operates as a *synchronous rectifier* as described in Sect. 4.1.5. Although this is a dc–dc converter, it requires two-quadrant switches because the power can flow in either direction. Figure 4.15 illustrates realization of the current-bidirectional switches using MOSFETs having fast-recovery body diodes.

Converters performing battery charging and battery discharging functions now find significant application in portable electronic devices such as cell phones and laptop computers. When the battery is being charged, the converter controller implements algorithms that control the charging profile needed by the battery. While the battery is being discharged, the converter controller regulates the bus voltage.

4.1.3 Voltage-Bidirectional Two-Quadrant Switches

Another type of two-quadrant switch, having the voltage-bidirectional properties illustrated in Fig. 4.16, is sometimes required. In applications where the switches must block both positive and negative voltages, but conduct only positive current, an SPST switch can be constructed using a series-connected transistor and diode as in Fig. 4.17. When it is intended that the switch be in the off state, the controller turns the transistor off. The diode then blocks negative voltage, and the transistor blocks positive voltage. The series connection can block negative voltages up to the diode voltage rating, and positive voltages up to the transistor voltage rating. The silicon-controlled rectifier is another example of a voltage-bidirectional two-quadrant switch.




Fig. 4.16 Voltage-bidirectional two-quadrant switch properties

Fig. 4.17 A voltage-bidirectional two-quadrant SPST switch: (a) implementation using a transistor and series diode, (b) idealized switch characteristics





Fig. 4.18 Dc- 3ϕ buck-boost inverter

A converter that requires this type of two-quadrant switch is the dc- 3ϕ ac buck-boost inverter shown in Fig. 4.18 [22]. If the converter functions in inverter mode, so that the inductor current $i_L(t)$ is always positive, then all switches conduct only positive current. But the switches must block the output ac line-to-line voltages, which are sometimes positive and sometimes negative. Hence voltage-bidirectional two-quadrant switches are required.

4.1.4 Four-Quadrant Switches

The most general type of switch is the four-quadrant switch, capable of conducting currents of either polarity and blocking voltages of either polarity, as in Fig. 4.19. There are several ways of constructing a four-quadrant switch. As illustrated in Fig. 4.20b, two current-bidirectional two-quadrant switches described in Sect. 4.1.2 can be connected back-to-back. The transistors are driven on and off simultaneously. Another approach is the antiparallel connection of two voltage-bidirectional two-quadrant switches described in Sect. 4.1.3, as in Fig. 4.20a. A third approach, using only one transistor but additional diodes, is given in Fig. 4.20c.

Cycloconverters are a class of converters requiring four-quadrant switches. For example, a 3ϕ ac-to- 3ϕ ac matrix converter is illustrated in Fig. 4.21. Each of the nine SPST switches is realized using one of the semiconductor networks of Fig. 4.20. With proper control of the switches, this converter can produce a three-phase output of variable frequency and voltage, from a given three-phase ac input. Note that there are no dc signals in this converter: all of the input and output voltages and currents are ac, and hence four-quadrant switches are necessary.




Fig. 4.19 A four-quadrant switch can conduct either polarity of current, and can block either polarity of voltage




Fig. 4.20 Three ways of implementing a four-quadrant SPST switch




Fig. 4.21 A 3ϕ ac– 3ϕ ac matrix converter, which requires nine SPST four-quadrant switches

4.1.5 Synchronous Rectifiers

The ability of the MOSFET channel to conduct current in the reverse direction makes it possible to employ a MOSFET where a diode would otherwise be required. When the MOSFET is connected as in Fig. 4.22a [note that the source and drain connections are reversed from the connections of Fig. 4.6a], the characteristics of Fig. 4.22b are obtained. The device can now block negative voltage and conduct positive current, with properties similar to those of the diode in Fig. 4.4. The MOSFET must be controlled such that it operates in the on state when the diode would normally conduct, and in the off state when the diode would be reverse-biased.

Thus, we could replace the diode in the buck converter of Fig. 4.8 with a MOSFET, as in Fig. 4.23. The BJT has also been replaced with a MOSFET in the figure. MOSFET Q_2 is driven with the complement of the Q_1 control signal.

The trend in computer power supplies is reduction of output voltage levels, from 3.3 V to lower levels. As the output voltage is reduced, the diode conduction loss increases; in consequence, the diode conduction loss is easily the largest source of power loss in a sub-3.3 V power supply. Unfortunately, the diode junction contact potential limits what can be done to reduce the forward voltage drop of diodes. Schottky diodes having reduced junction potential can be employed; nonetheless, low-voltage power supplies containing diodes that conduct the output current must have low efficiency.




Fig. 4.22 Power MOSFET connected as a synchronous rectifier, (a), and its idealized switch characteristics, (b)




Fig. 4.23 Buck converter, implemented using a synchronous rectifier

A solution is to replace the diodes with MOSFETs operated as synchronous rectifiers. The conduction loss of a MOSFET having on-resistance R_{on} and operated with rms current is I_{rms} , is $I_{rms}^2 R_{on}$. The on-resistance can be decreased by use of a larger MOSFET. So the conduction loss can be reduced as low as desired, if one is willing to pay for a sufficiently large device. Synchronous rectifiers find widespread use in low-voltage power supplies.

The half-bridge MOSFET switches of Fig. 4.23 are also called *synchronous switches* and this buck converter is often called a *synchronous buck converter*. Most often, the synchronous rectifier Q_2 is driven with the complement of the gate drive signal that controls the main MOSFET Q_1 . Further details regarding gate drivers of synchronous buck converters are discussed in Sect. 4.4.3.

4.2 Introduction to Power Semiconductors

4.2.1 Breakdown Voltage, Forward Voltage, and Switching Speed

The most fundamental challenge in power semiconductor design is obtaining a high breakdown voltage, while maintaining low forward voltage drop and on-resistance [27, 28]. A closely related issue is the longer switching times of high-voltage low on-resistance devices; during these switching times, significant *switching loss* can be induced in the semiconductor devices. The tradeoff between breakdown voltage, on-resistance, and switching times is a key distinguishing feature of the various power devices.

The breakdown voltage of a reverse-biased $p-n$ junction and its associated depletion region is a function of doping level: obtaining a high breakdown voltage requires low doping concentration, and hence high resistivity, in the material on at least one side of the junction. This high-resistivity region is usually the dominant contributor to the on-resistance of the device, and hence high-voltage devices must have higher on-resistance than low-voltage devices. In *majority-carrier* devices, including the MOSFET and Schottky diode, this accounts for the first-order dependence of on-resistance on rated voltage. However, *minority-carrier* devices, including the diffused-junction $p-n$ diode, the bipolar junction transistor (BJT), the insulated-gate bipolar transistor (IGBT), and the thyristor family (SCR, GTO), exhibit another phenomenon known as *conductivity modulation*. When a minority-carrier device operates in the on state, minority carriers are injected into the lightly doped high-resistivity region by the forward-biased $p-n$ junction. The resulting high concentration of minority carriers effectively reduces the apparent resistivity of the region, reducing the on-resistance of the device. Hence, minority-carrier devices exhibit lower on-resistances than comparable majority-carrier devices.

However, the advantage of decreased on-resistance in minority-carrier devices comes with the disadvantage of decreased switching speed. The conducting state of any semiconductor device is controlled by the presence or absence of key charge quantities within the device, and the turn-on and turn-off switching times are equal to the times required to insert or remove this controlling charge. Devices operating with conductivity modulation are controlled by their injected minority carriers. The total amount of controlling minority charge in minority-carrier devices is much greater than the charge required to control an equivalent majority-carrier device. Although the mechanisms for inserting and removing the controlling charge of the various devices can differ, it is nonetheless true that, because of their large amounts of minority charge, minority-carrier devices exhibit switching times that are significantly longer than those

of majority-carrier devices. In consequence, majority-carrier devices find application at lower voltage levels and higher switching frequencies, while the reverse is true of minority-carrier devices.

The fundamental relationship between breakdown voltage, on-resistance, and switching speed, is a function of the energy *bandgap* of the semiconductor material. Electrons having low energy (in the *valence band*) are tightly bound to their atoms and do not participate in the conduction of electrical current. Electrons having sufficiently high energy (in the *conduction band*) are easily able to move from one atom to the next, and hence can participate in the conduction of current. The band gap of a semiconductor material is the energy difference between the highest energy state of the valence band and the lowest energy state of the conduction band. The bandgap of Silicon (Si) is approximately 1.1 eV.

Use of a *wide-bandgap* (WBG) semiconductor material can lead to a very significant improvement in this tradeoff between voltage breakdown, on-resistance, and switching time. Power diodes and transistors based on Silicon Carbide (SiC, bandgap approximately 3.2 eV) or Gallium Nitride (GaN, bandgap 3.4 eV) materials are now becoming commercially significant. These devices exhibit high-voltage characteristics that are superior to Silicon devices. Schottky diodes based on SiC technology are widely available at 600 to 1700 V, and can significantly improve converter efficiency relative to Si technology. Commercial power MOSFET devices based on SiC technology are available or have been announced at voltages of 600 V to 10 kV, and exhibit on-resistance and switching time far superior to what can be achieved with Si. Power transistors based on GaN technology are also available at voltages up to 650 V; these also exhibit significantly better switching time and on-resistance.

A detailed description of power semiconductor device physics and switching mechanisms is beyond the scope of this book. Selected references on power semiconductor devices are listed in the reference section [8, 11, 26, 28–40]. Rather, this and the following sections discuss the origins of switching times and forward voltage drop in power semiconductor devices at a high level. The averaged models of Chap. 3 are then extended to include switching losses. How the different types of power semiconductor switches address the tradeoff between forward voltage drop and switching speed is also considered.

4.2.2 Transistor Switching Loss with Clamped Inductive Load

The nonzero switching times of practical semiconductor devices lead to power loss during the switching transitions. This loss, called *switching loss*, can significantly reduce the efficiency of a switching converter. Multiple physical mechanisms induce switching loss; the most significant are discussed throughout this chapter.

Consider first the switching waveforms in the buck converter of Fig. 4.24. Let us treat the diode as ideal, and investigate only the switching loss due to the transistor switching times. Semiconductor output capacitances, transformer leakage inductances, diode reverse recovery, and other sources of switching loss are neglected in this first example. A MOSFET is illustrated in Fig. 4.24, but the introductory arguments of this section could apply to any power transistor.

The diode and inductor present a *clamped inductive load* to the transistor. With such a load, the transistor voltage $v_A(t)$ and current $i_A(t)$ do not change simultaneously. For example, a magnified view of the transistor turn-off-transition waveforms is given in Fig. 4.25. For simplicity, the waveforms are approximated as piecewise linear. The switching times are short, such that the inductor current $i_L(t)$ is essentially constant during the entire switching transition $t_0 < t < t_2$.




Fig. 4.24 MOSFET driving a clamped inductive load, buck converter example




Fig. 4.25 Magnified view of transistor turn-off transition waveforms for the circuit of Fig. 4.24

No current flows through the diode while the diode is reverse-biased, and the diode cannot become forward-biased while its voltage $v_B(t)$ is negative. So first, the voltage $v_A(t)$ across the transistor must rise from zero to V_g . The interval length ($t_1 - t_0$) is essentially the time required for the gate driver to charge the MOSFET gate-to-drain capacitance. The transistor current $i_A(t)$ is constant and equal to i_L during this interval.

The diode voltage $v_B(t)$ and current $i_B(t)$ are given by

$$\begin{aligned} v_B(t) &= v_A(t) - V_g \\ i_A(t) + i_B(t) &= i_L \end{aligned} \quad (4.4)$$

At time $t = t_1$, when $v_A = V_g$, the diode becomes forward-biased. The current i_L now begins to commute from the transistor to the diode. The interval length $(t_2 - t_1)$ is the time required for the gate driver to discharge the MOSFET gate-to-source capacitance down to the threshold voltage which causes the MOSFET to be in the off state.

The instantaneous power $p_A(t)$ dissipated by the transistor is equal to $v_A(t)i_A(t)$. This quantity is also sketched in Fig. 4.25. The energy W_{off} lost during the transistor turn-off transition is the area under this waveform. With the simplifying assumption that the waveforms are piecewise-linear, then the energy lost is the area of the shaded triangle:

$$W_{off} = \frac{1}{2}V_g i_L(t_2 - t_1) \quad (4.5)$$

This is the energy lost during each transistor turn-off transition in the simplified circuit of Fig. 4.24. A transistor having shorter switching time $(t_2 - t_1)$ would be expected to exhibit lower energy lost during this switching transition.

The transistor turn-on waveforms of the simplified circuit of Fig. 4.24 are qualitatively similar to those of Fig. 4.25, with the time axis reversed. The transistor current must first rise from 0 to i_L . The diode then becomes reverse-biased, and the transistor voltage can fall from V_g to zero. The instantaneous transistor power dissipation again has peak value $V_g i_L$, and if the waveforms are piecewise linear, then the energy lost during the turn-on transition W_{on} is given by $0.5 V_g i_L$ multiplied by the transistor turn-on time.

Thus, during one complete switching period, the total energy lost during the turn-on and turn-off transitions is $(W_{on} + W_{off})$. If the switching frequency is f_s , then the average power loss incurred due to switching is

$$P_{sw} = \frac{1}{T_s} \int_{\text{switching transitions}} p_A(t)dt = (W_{on} + W_{off})f_s \quad (4.6)$$

So the switching loss P_{sw} is directly proportional to the switching frequency. This loss is also directly proportional to the energy losses W_{on} and W_{off} ; transistors having faster switching speeds are expected to exhibit lower switching loss.

The above arguments constitute a simplified and highly idealized view of switching loss. Unfortunately, often they are insufficient to explain the observed converter behavior related to switching loss; for example, they do not explain why zero-current switching of converters incorporating MOSFETs and diodes is inferior to zero-voltage switching (converters that employ these *soft-switching* phenomena are the subject of Chaps. 22 and 23). Hence, the sections that follow refine these arguments to account for the effects of diode reverse recovery, device output capacitances, and similar phenomena.

4.3 The Power Diode

4.3.1 Introduction to Power Diodes

A *p–n* diode is illustrated in Fig. 4.26. The right side of the *p–n* junction is doped with donor atoms that contribute weakly bound electrons to the semiconductor lattice, which can easily move from atom to atom. The left side of the junction is doped with acceptor atoms that create



Fig. 4.26 A *p-n* junction diode





Fig. 4.27 Creation of depletion region at the *p-n* junction



holes, which can also easily move from atom to atom and effectively act as positive charge carriers. At the normal operating temperatures of the diode, these majority carriers exhibit thermally induced vibrations that cause them to move randomly around the semiconductor lattice.

At the *p-n* junction, a depletion region forms. This occurs because the thermally induced motion of the charge carriers causes them to diffuse in the direction of decreasing carrier concentration. As illustrated in Fig. 4.27, the concentration of mobile electrons is high on the right side of the junction, and low on the left side, and hence electrons diffuse to the left. These electrons become mobile minority carriers in the *p* region, having an energy state sufficient to continue to easily move from atom to atom within the semiconductor lattice. In a similar manner, holes diffuse into the *n* region, where they become minority carriers as well.

These mobile carriers leave behind ionized dopant atoms near the junction, causing an electric field to form. For example, when a majority-carrier electron from the *n* region diffuses into the *p* region, it leaves behind an ionized atom in the *n* region that is missing an electron and therefore has net positive charge. Likewise, when holes from the *p* region diffuse into the *n* region, they leave behind ionized atoms having net negative charge. This region of ionized atoms near the junction is called the *space-charge layer*, or *depletion region*. These ionized atoms within this region lead to an electric field E , with net voltage v_o , as illustrated in Fig. 4.27. The voltage v_o constitutes an energy barrier which tends to oppose the diffusion of the mobile carriers: it causes carriers to drift in the opposite direction. As more mobile carriers diffuse across the junction, the field continues to build. The device comes to equilibrium when the voltage and the electric field strength are large enough to counteract the net diffusion of mobile charges across the junction.

Figure 4.28 illustrates the situation in which an external voltage is applied that reverse-biases the *p-n* junction. This external voltage causes the further ionization of dopant atoms near the junction, and increases the size of the depletion region. Effectively, the applied voltage appears across the depletion region and the electric field within this region is increased. Increasing the reverse voltage requires that additional charge (from the external circuit) be added to the depletion region; this is a capacitive effect that leads to the *junction capacitance* of the diode.

Figure 4.29 illustrates the situation in which an external source forward-biases the *p-n* junction. This external source reduces the voltage across the *p-n* junction, such that the depletion

Fig. 4.28 The diode under reverse-bias conditions




Fig. 4.29 The diode under forward-bias conditions





Fig. 4.30 Minority-carrier concentrations and recombination under forward-bias conditions

region electric field is not large enough to counteract diffusion of carriers across the junction. Under these forward-bias conditions, holes from the *p*-region diffuse across the junction, and become minority carriers in the *n*-region whose energy state is high enough to enable them to be mobile carriers. Similarly, electrons from the *n*-region diffuse across the junction and become mobile minority carriers in the *p*-region.

Figure 4.30 illustrates the mechanisms for conduction of current under forward-bias conditions. Electrons enter the *n*-region from the external circuit, through the contact at the right edge of the *n*-region. These electrons become majority carriers in the *n*-region. Likewise, electrons leave the *p*-region through the contact at the left side of the *p*-region, creating majority-carrier holes in the *p*-region. Some of these majority carriers diffuse across the forward-biased *p-n* junction, and become minority carriers.

A number of processes cause minority carriers to lose their energy and *recombine* with majority carriers. This occurs at some rate, and therefore the minority carriers last for an effective *lifetime* τ_L before recombination. As the minority carriers diffuse away from the junction, their

concentration diminishes through recombination as illustrated in Fig. 4.30. The slope of this concentration curve determines the rate at which the minority carriers diffuse.

Under forward-bias conditions, the forward current consists entirely of recombination. A majority carrier from the external circuit enters the semiconductor at one of the contacts. This majority carrier may recombine with a minority carrier. Alternatively, it may diffuse across the junction, become a minority carrier, and then recombine.

Under forward-bias conditions, the diode is *charge controlled*. It can be shown that the voltage v across the depletion region is related to the minority charge concentrations p_s and n_s at the edge of the depletion region according to the diode equation (written below as a function of the hole concentration at the right edge of the depletion region of Fig. 4.30):

$$p_s(t) = Q_{s0} \left(e^{\lambda v(t)} - 1 \right) \quad (4.7)$$

The quantity λ is kT/q_e where k is Boltzmann's constant, T is the Kelvin temperature, and q_e is the charge of the electron. This equation states that greater forward-bias leads to greater minority charge injected across the junction. It also implies that the junction voltage cannot be decreased unless the minority charge at the edge of the depletion region is decreased.

We can model the switching behavior using a lumped-element model of the minority charge. In the simplest single-lump model, we let $q(t)$ be equal to the total minority charge on one side of the junction. This charge can reduce by recombination, and it can increase through application of positive terminal current $i(t)$. Hence we can write

$$\frac{dq(t)}{dt} = i(t) - \frac{q(t)}{\tau_L} \quad (4.8)$$

In this equation, q/τ_L is the rate at which the minority carriers recombine. In equilibrium, the total stored minority charge $q(t)$ is related to the charge concentration $p_s(t)$ or $n_s(t)$ at the edge of the depletion region.

In equilibrium, the net stored minority charge does not change: $dq(t)/dt = 0$. Equations (4.7) and (4.8) then predict

$$i(t) = \frac{q(t)}{\tau_L} = \frac{Q_0}{\tau_L} \left(e^{\lambda v(t)} - 1 \right) = I_0 \left(e^{\lambda v(t)} - 1 \right) \quad (4.9)$$

This is the traditional exponential diode equation. It can be seen that this is an equilibrium expression, and it does not hold during transient conditions (*i.e.* during the diode switching times). In particular, during the diode turn-off switching transition, the voltage $v(t)$ is determined by the stored minority charge concentration according to Eq. (4.7). To reduce this voltage, the stored minority charge must be removed. During the turn-off switching transition, the current can deviate from Eq. (4.9); Eq. (4.8) predicts that negative current can actively reduce the stored minority charge.

Figure 4.31 illustrates typical diode waveforms and stored minority charge concentration profiles during the turn-off transient. Initially (for $t \leq t_0$), the diode is in the on state, with a forward voltage $v(t_0) > 0$ and conducting current $i(t_0) = I_{on}$. The depletion region extends some distance x_0 from the $p-n$ junction; the shaded region illustrated in Fig. 4.31b denotes the depletion region at $t = t_0$. For $x > x_0$, there is a distribution of stored minority charge as illustrated in Fig. 4.31b for $t = t_0$. The slope of this minority charge curve is proportional to the rate at which the minority carriers diffuse; this slope at $x = x_0$ is proportional to I_{on} .




Fig. 4.31 The diode reverse-recovery process: (a) waveforms of diode voltage v and diode current i ; (b) minority charge concentration on one side of the $p-n$ junction

At time $t = t_0$, the external circuit begins to reverse the direction of the applied current $i(t)$. The rate di/dt at which the current changes is determined by the external circuit, and typically is limited by wiring and package inductances, transistor driver circuitry, etc.

The current has become negative at time $t = t_1$. The total stored charge, which is the area under the minority charge concentration curve of Fig. 4.31b, has been reduced by both negative current and by recombination according to Eq. 4.8. The slope of the charge concentration curve at the edge of the depletion region is negative, reflecting the reversal of current across the junction. Because of its polarity, the electric field within the depletion region does not oppose the flow of minority carriers in the reverse direction, and the current $i(t)$ now includes minority carriers flowing backwards across the depletion region. Since the minority charge concentration at $x = x_0$ is still substantial, Eq. (4.7) predicts that the voltage across the depletion region remains positive. Because of the exponential nature of the diode equation, the voltage $v(t)$ at $t = t_1$ is only slightly reduced from its initial value, and the diode remains forward-biased.

At time $t = t_2$, the stored minority charge at $x = x_0$ has been removed. Equation (4.7) now predicts that the voltage across the depletion region can become negative. However, stored minority charge remains for $x > x_0$, as illustrated in Fig. 4.31b. For $t > t_2$, this minority charge continues to be removed, while the voltage becomes more negative. At time $t = t_3$, the depletion region has increased in size, and extends to $x = x_3$ [not shown in Fig. 4.31b]. Finally, at time $t = t_4$, all of the minority stored charge has been removed. The diode now blocks the full reverse voltage V_{off} , with no substantial reverse current.

Let us consider the power consumption of the diode during the reverse-recovery process, as predicted by the waveforms of Fig. 4.31a. For $t < t_0$, the power flowing into the diode is

$$p(t) = v(t)i(t) = V_F I_{on} \quad (4.10)$$

where V_F is the forward voltage drop of the diode given by Eq. (4.9). This is the conduction loss of the diode. At time $t = t_1$, the current has reversed while the voltage remains positive;

the diode then supplies power (but in a typical converter, this power is lost elsewhere in the converter, usually in a transistor). For $t_2 < t < t_4$, both voltage and current are negative, and the diode again consumes power. In addition to the negative current arising from minority charge flowing across the depletion region, additional current is caused by charging the capacitance of the depletion region. This capacitive component of current does not constitute power loss within the diode. Nonetheless, the power lost at this time can be quite substantial, since both the voltage and current are large, and this component of power loss can lead to substantial switching loss within the diode. We will see soon that the total switching loss within the diode plus the associated switching transistor is substantial for the entire time from t_0 to t_4 .

The time extending from t_0 to t_4 is called the *reverse recovery time*, denoted t_r . The charge contained in the negative portion of the current $i(t)$ waveform is called the *recovered charge*, denoted Q_r . This charge consists of the stored minority charge that is actively removed through negative $i(t)$, as well as changes in the capacitive charge of the reverse-biased depletion region. The peak negative current at time $t = t_2$ can be substantial, and may be several times larger than the on-state current I_{on} , depending on the construction of the diode. This can cause significant instantaneous power dissipation during the reverse recovery, with significant magnitude of Q_r .

The magnitude of Q_r can be reduced if the switching time is slow; this then causes more of the stored minority charge to recombine rather than being actively removed through negative $i(t)$. If the slope di/dt for $t_0 < t < t_2$ is reduced, then Q_r is observed to be reduced as well.

The *softness factor* S is defined as

$$S = \frac{t_4 - t_2}{t_2 - t_0} \quad (4.11)$$

A diode whose turn-off transient is characterized by relatively large S is called a *soft recovery* diode; conversely, a diode having a small value of S is called a *snappy* diode. The reduced dv/dt of soft recovery diodes can aid in the turn-on process of the associated power transistor, and can also lead to reduced generation of electromagnetic interference. Semiconductor manufacturers are able to adjust S through device design.

Thus, the familiar exponential $i-v$ curve of the diode is an equilibrium relationship that can be violated during transient conditions. During the turn-on and turn-off switching transients, the current may deviate substantially from the equilibrium $i-v$ curve, because of changes in the stored minority charge and changes within the reverse-biased depletion region. The reverse recovery time t_r is the time required to remove the stored charge in the diode and enable it to block the full applied negative voltage. The area of the negative diode current during reverse recovery is the recovered charge Q_r .

4.3.2 Discussion: Power Diodes

As noted in Sect. 4.2, the diffused-junction $p-n$ power diode contains a lightly doped epitaxial or intrinsic high-resistivity region, which allows a high breakdown voltage to be obtained. This region is often called the *drift region*. As illustrated in Fig. 4.32a, this region comprises one side of the $p-n^-$ junction (denoted n^-); under reverse-biased conditions, essentially all of the applied voltage appears across the depletion region inside the n^- region. Figure 4.32a illustrates the off state of a *punch-through* design, in which the depletion region extends all of the way across the n^- region. The high electric field is supported without breakdown by the lightly doped n^- material.




Fig. 4.32 Power diode: (a) under reverse-bias conditions, (b) under forward-bias conditions

On-state conditions are illustrated in Fig. 4.32b. Holes are injected across the forward-biased junction, and become minority carriers in the n^- region. In addition, electrons are injected across the forward-biased $n^- - n$ junction, which increases the concentration of electron carriers in the n^- region. These hole and electron carriers effectively reduce the apparent resistivity of the n^- region via conductivity modulation. Essentially all of the forward current $i(t)$ is comprised of recombination of minority carriers: either the recombination of holes and electrons within the n^- region, the recombination of minority holes with majority electrons within the n region, or the recombination of minority electrons with majority holes within the p region.

Diodes are rated according to the length of their reverse recovery time t_r . *Standard recovery* rectifiers are intended for 50 Hz or 60 Hz operation; reverse recovery times of these devices are usually not specified. *Fast recovery* rectifiers and *ultrafast recovery* rectifiers are intended for use in converter applications. The reverse recovery time t_r , and sometimes also the recovered charge Q_r , are specified by manufacturers of these devices. Ratings of several commercial devices are listed in Table 4.1.

Schottky diodes are essentially majority-carrier devices whose operation is based on the rectifying characteristic of a metal-semiconductor junction. These devices exhibit negligible minority stored charge, and their switching behavior can be adequately modeled simply by their depletion region capacitance and equilibrium exponential $i-v$ characteristic. Hence, an advantage of the Schottky diode is its fast switching speed. An even more important advantage

Table 4.1 Characteristics of several commercial power rectifier diodes

| Part number | Rated maximum voltage | Rated average current | V_F (typical) | t_r (max) |
|-------------------------------|-----------------------|-----------------------|-----------------|-------------|
| Fast recovery rectifiers | | | | |
| IN3913 | 400 V | 30 A | 1.1 V | 400 ns |
| SD453N2S20PC | 2500 V | 400 A | 2.2 V | 3 μ s |
| Ultrafast recovery rectifiers | | | | |
| MUR815 | 150 V | 8 A | 0.975 V | 35 ns |
| RHRD660 | 600 V | 6 A | 1.7 V | 35 ns |
| RHRU100120 | 1200 V | 100 A | 2.6 V | 60 ns |
| Schottky rectifiers | | | | |
| MBR6030L | 30 V | 60 A | 0.48 V | |
| 444CNQ045 | 45 V | 440 A | 0.69 V | |
| 30CPQ150 | 150 V | 30 A | 1.19 V | |
| SiC Schottky rectifiers | | | | |
| C4D10120E | 1200 V | 10 A | 1.8 V | |
| C3D3060F | 600 V | 3 A | 1.7 V | |

of Schottky diodes is their low forward voltage drops, especially in devices rated 45 V or less. Silicon Schottky diodes are restricted to low breakdown voltages; very few commercial devices are rated to block 100 V or more. Their off-state reverse currents are considerably higher than those of $p-n$ junction diodes. Characteristics of several commercial Schottky rectifiers are also listed in Table 4.1.

Wide-bandgap semiconductor materials have recently become commercially significant. Silicon carbide (SiC) and, more recently, gallium nitride (GaN) materials exhibit an improved tradeoff between blocking voltage, on-resistance, and switching speed. Schottky barrier diodes based on SiC are available with 600 V and 1200 V ratings; these exhibit much faster switching speeds and much lower Q_r than comparable silicon $p-n$ devices. Although the built-in diode drop is larger, the switching loss is much smaller; hence, overall efficiency improvements are observed. Because of the difficulties in producing high-quality compound semiconductor material, wide-bandgap power devices are more expensive than traditional silicon devices.

Another important characteristic of a power semiconductor device is whether its on-resistance and forward voltage drop exhibit a positive temperature coefficient. Such devices, including the MOSFET and IGBT, are advantageous because multiple chips can be easily paralleled, to obtain high-current modules. These devices also tend to be more rugged and less susceptible to hot-spot formation and second-breakdown problems. Diodes cannot be easily connected in parallel, because of their negative temperature coefficients: an imbalance in device characteristics may cause one diode to conduct more current than the others. This diode becomes hotter, which causes it to conduct even more of the total current. In consequence, the current does not divide evenly between the paralleled devices, and the current rating of one of the devices may be exceeded. Since BJTs and thyristors are controlled by a diode junction, these devices also exhibit negative temperature coefficients and have similar problems when operated in parallel. Of course, it is possible to parallel any type of semiconductor device; however, use of matched devices, a common thermal substrate, and/or external circuitry may be required to cause the on-state currents of the devices to be equal.

4.3.3 Modeling Diode-Induced Switching Loss

Diode-induced switching loss is often one of the largest sources of power loss in a PWM switching converter. In this section, the equivalent circuit models of Chap. 3 are extended to include the switching loss induced by the diode reverse-recovery process. The diode reverse recovery time t_r and recovered charge Q_r are included in the transistor and diode waveforms, and then these waveforms are related to the inductor and capacitor waveforms. The principles of inductor volt-second balance and capacitor charge balance are applied, along with the other techniques of Chap. 3. Equivalent circuits are then constructed, which include the effects of diode-induced switching loss, that can be employed to predict efficiency and dc components of the converter waveforms.

The discussion of this section employs the buck converter example illustrated in Fig. 4.33. An ideal MOSFET is assumed, which is driven by a control signal $c(t)$ having a duty cycle D_c . The diode is taken to be a $p-n$ diode having reverse recovery time t_r and recovered charge Q_r . Other nonidealities are neglected in this example, including conduction losses, switching ripple, etc.




Fig. 4.33 Buck converter example: modeling switching loss

The assumed transistor and diode waveforms are illustrated in Fig. 4.34. In these idealized waveforms, the diode softness factor is taken to be $S = 0$. The switching ripple in the inductor current and capacitor voltage are assumed to be small. Additionally, the power stage duty cycle D is defined according to the transistor voltage waveform $v_t(t)$: the transistor voltage is zero for the interval $0 \leq t \leq DT_s$. This definition causes the inductor volt-second balance equation to coincide with the results for the ideal case, and leads to an equivalent circuit having a dc transformer with turns ratio $1 : D$.

It can be noted that the diode reverse recovery time t_r distorts the duty cycle, and causes the effective power stage duty cycle D to be smaller than the duty cycle D_c produced by the control circuit:

$$D = D_c - \frac{t_r}{T_s} \quad (4.12)$$

Switching times, as well as phenomena such as gate driver delays, can create some ambiguity in determination of the duty cycle. In this discussion, the power stage duty cycle D is defined according to the transistor voltage waveform.

We can relate these waveforms to the inductor voltage, capacitor current, and converter input current. The inductor voltage $v_L(t)$ is related to the diode voltage $v_d(t)$ as follows:

$$v_L(t) = v_d(t) - V \quad (4.13)$$





Fig. 4.34 Assumed waveforms for the buck converter with diode reverse recovery, Fig. 4.33



Subtraction of the output voltage V from the diode voltage waveform $v_d(t)$ illustrated in Fig. 4.34 leads to the inductor voltage waveform of Fig. 4.35. It can be seen that, with the definition of D as in Eq. (4.12), we obtain the usual inductor voltage waveform. Application of inductor volt-second balance to this waveform leads to

$$\langle v_L \rangle = 0 = DV_g - V \quad (4.14)$$

The capacitor current $i_C(t)$ is related to the inductor and load currents in the usual manner. Capacitor charge balance leads to

$$\langle i_C \rangle = 0 = I_L - \frac{V}{R} \quad (4.15)$$

Construction of an equivalent circuit corresponding to these two equations, according to the methods of Sect. 3.3, leads to the equivalent circuit of Fig. 4.36.

To complete the equivalent circuit model of the buck converter, an equation for the average input current I_g must be derived, as discussed in Sect. 3.4. It can be seen from Fig. 4.33 that the input current $i_g(t)$ coincides with the transistor current $i_t(t)$. The transistor current waveform is sketched in Fig. 4.34; its average is

$$I_g = \langle i_t(t) \rangle = \frac{1}{T_s} \int_0^{T_s} i_t(t) dt \quad (4.16)$$

$$= \frac{1}{T_s} (DT_s I_L + t_r I_L + Q_r) \quad (4.17)$$

$$= DI_L + \frac{t_r}{T_s} I_L + \frac{Q_r}{T_s} \quad (4.18)$$

Fig. 4.36 Buck converter example: equivalent circuit corresponding to Eqs. (4.14) and (4.15)





Fig. 4.37 Buck converter example: equivalent circuit corresponding to Eq. (4.18)



Equation (4.18) can be viewed as a node equation describing the dc current drawn out of the source V_g . The corresponding equivalent circuit is constructed in Fig. 4.37.

A complete model of the buck converter with switching loss can now be obtained by combining Figs. 4.36 and 4.37 to obtain Fig. 4.38. The dependent sources are combined into a $1 : D$ dc transformer. In addition, the model includes two current sources that model the dc components of input current that are induced by the diode recovered charge Q_r and reverse recovery time t_r .




Fig. 4.38 Complete model of the buck converter with diode-induced switching loss

In the model of Fig. 4.38, the current sources consume power equal to

$$P_{sw} = V_g \left(\frac{Q_r}{T_s} + I_L \frac{t_r}{T_s} \right) \quad (4.19)$$

This is the switching loss induced by the diode reverse-recovery process. For the case \$S = 0\$, this power is dissipated in the transistor. For \$S > 0\$, this switching loss is dissipated partly in the diode and partly in the transistor.

We can now solve the model of Fig. 4.38, to derive expressions for the conversion ratio and efficiency. The conversion ratio \$M\$ is equal to the turns ratio of the dc transformer:

$$M = \frac{V}{V_g} = D \quad (4.20)$$

The output power is

$$P_{out} = VI_L \quad (4.21)$$

The input power is

$$P_{in} = V_g \left(DI_L + \frac{Q_r}{T_s} + I_L \frac{t_r}{T_s} \right) \quad (4.22)$$

The following equation for efficiency can be derived by taking the ratio of Eqs. (4.21) and (4.22), and simplifying:

$$\eta = \frac{P_{out}}{P_{in}} = \frac{1}{1 + f_s \left(\frac{t_r}{D} + \frac{Q_r R}{D^2 V_g} \right)} \quad (4.23)$$

It can be seen that the efficiency is dependent on the switching frequency.

Equation (4.23) is plotted in Fig. 4.39, for the values \$V_g = 24\$ V, \$f_s = 100\$ kHz, \$R = 15\$ \$\Omega\$, \$Q_r = 0.75\$ \$\mu\$coul, \$t_r = 75\$ nsec. It can be seen that the switching loss causes the efficiency to tend to zero at low duty cycle. This occurs because the output power goes to zero but switching loss remains. This model assumes that the switching ripple is negligible, and no attempt has been made to model how \$Q_r\$ and \$t_r\$ vary with current; in practice these quantities do vary with current, but somewhat weakly. It is found experimentally that switching loss does indeed cause the efficiency of constant-frequency converters to degrade substantially as the output power is reduced.




Fig. 4.39 Buck converter efficiency predicted by Eq. (4.23)

4.3.4 Boost Converter Example


As another example of modeling switching loss, the boost converter of Fig. 4.40 is considered. Again, the switching loss induced by the diode reverse recovery is considered, including the effects of reverse recovery time t_r and recovered charge Q_r . Additionally, the loss induced by the inductor dc winding resistance R_L is modeled, but all other sources of loss are neglected. Also, the inductor current and capacitor voltage ripples are taken to be small.

The transistor and diode waveforms are sketched in Fig. 4.41; these are similar to the buck waveforms of Fig. 4.34 with the exception of the voltage amplitudes. Again, the converter power stage duty cycle D is defined with respect to the transistor voltage waveform $v_t(t)$; this duty cycle differs from the duty cycle D_c of the controller gate drive signal $c(t)$ because of the diode reverse recovery time t_r . We will see that this definition leads to an equivalent circuit having a dc transformer with turns ratio $D' : 1$.

To apply the principle of inductor volt-second balance, we first construct the waveform of $v_L(t)$. In the boost converter, the inductor voltage $v_L(t)$ is related to the transistor voltage $v_t(t)$ and inductor current $i_L(t)$ according to

$$v_L(t) = V_g - i_L(t)R_L - v_t(t) \quad (4.24)$$

Fig. 4.40 Boost converter example: modeling switching loss







Fig. 4.41 Assumed waveforms for the boost converter with diode reverse recovery, Fig. 4.40



By subtraction of the transistor voltage waveform of Fig. 4.41 from V_g , and with use of the small-ripple approximation, the inductor voltage waveform of Fig. 4.42 is obtained. The dc component of this waveform is

$$\begin{aligned} \langle v_L \rangle &= 0 = D(V_g - I_L R_L) - D'(V_g - I_L R_L - V) \\ &= V_g - I_L R_L - D'V \end{aligned} \quad (4.25)$$

In the boost converter, the capacitor current i_C is related to the diode current i_d and load current v/R according to the output node equation

$$i_C = i_d - \frac{v}{R} \quad (4.26)$$


By capacitor charge balance, the average value of the capacitor current is zero. We can therefore use Eq. (4.26) to write

$$\langle i_C \rangle = 0 = \langle i_d \rangle - \frac{V}{R} \quad (4.27)$$

The dc component of the diode current is found by integration of the waveform of Fig. 4.43:

$$\begin{aligned} \langle i_d \rangle &= \frac{1}{T_s} \int_0^{T_s} i_d(\tau) d\tau \\ &= \frac{1}{T_s} (I_L(D'T_s - t_r) - Q_r) \\ &= D'I_L - \frac{t_r I_L}{T_s} - \frac{Q_r}{T_s} \end{aligned} \quad (4.28)$$

Fig. 4.43 Boost converter example: diode current waveform



By convention in these equations, the recovered charge Q_r is taken to be a positive quantity. Hence, the output node equation (4.27) becomes

$$0 = D'I_L - \frac{t_r I_L}{T_s} - \frac{Q_r}{T_s} - \frac{V}{R} \quad (4.29)$$

Finally, we note that the input current $i_g(t)$ coincides with the inductor current $i_L(t)$, and hence the dc component of input current is

$$I_g = I_L \quad (4.30)$$

Hence, the equations that describe the dc model of this converter are

$$\begin{aligned} 0 &= V_g - I_L R_L - D'V \\ 0 &= D'I_L - \frac{t_r I_L}{T_s} - \frac{Q_r}{T_s} - \frac{V}{R} \\ I_g &= I_L \end{aligned} \quad (4.31)$$

These equations follow from Eqs. (4.25), (4.29), and (4.30). An equivalent circuit corresponding to Eqs. (4.31) is given in Fig. 4.44. This dc circuit model accounts for diode-induced switching loss and for inductor dc winding resistance in the boost converter; other conduction losses could have been included as well, following the approach of Chap. 3.




Fig. 4.44 Complete model of the boost converter with diode-induced switching loss

The two independent sources of Fig. 4.44 consume power

$$P_{sw} = V \left(\frac{t_r I_L}{T_s} + \frac{Q_r}{T_s} \right) \quad (4.32)$$

This power is equal to the switching loss within the MOSFET and diode induced by diode reverse recovery. In the model, these sources appear in parallel with the load and effectively behave as an additional load on the converter. Indeed, in the actual converter, the diode reverse recovery current flows out of the output filter capacitor C and through the semiconductor devices.

The model of Fig. 4.44 can now be solved, to find the conversion ratio $M = V/V_g$. The result can be shown to be

$$M = \frac{V}{V_g} = \left(\frac{1}{D'} \right) \frac{\left(1 - \frac{Q_r}{T_s} \frac{R_L}{D'V_g (1 - t_r/D'T_s)} \right)}{\left(1 + \frac{R_L}{D'^2 R (1 - t_r/D'T_s)} \right)} \quad (4.33)$$

This equation is plotted vs. duty cycle in Fig. 4.45, for the values $f_s = 100$ kHz, $V_g = 24$ V, $R = 15 \Omega$, $R_L = 0.15 \Omega$, $Q_r = 1 \mu\text{Coul}$, and $t_r = 50$ nsec. The conversion ratio with switching loss (thick, lower line) is compared to the result with inductor winding resistance only (thin, upper line). It can be seen that the two curves are qualitatively similar, and the effect of switching loss is more pronounced at high duty cycles.

We can also evaluate the equivalent circuit model of Fig. 4.44 to find the converter efficiency. The input power is given by

$$P_{in} = V_g I_g \quad (4.34)$$

The output power is equal to

$$P_{out} = V \left(D' I_g - \frac{Q_r}{T_s} - \frac{t_r I_L}{T_s} \right) \quad (4.35)$$




Fig. 4.45 Conversion ratio V/V_g , boost converter with switching loss and inductor dc winding resistance. The lower (thick) line includes switching loss terms and dc winding resistance. The upper (thin) line includes dc winding resistance only, with no switching loss

By taking the ratio of these two expressions and simplifying, we can show that the efficiency is given by

$$\eta = \frac{V}{V_g} \left(D' - \frac{Q_r}{T_s I_L} - \frac{t_r}{T_s} \right) \quad (4.36)$$

Additionally, the equivalent circuit model of Fig. 4.44 can be solved for the inductor current I_L , yielding

$$I_L = \frac{\left(\frac{V_g}{D'^2 R} + \frac{Q_r}{T_s D'} \right)}{\left(1 - \frac{t_r}{D' T_s} + \frac{R_L}{D'^2 R} \right)} \quad (4.37)$$

Equations (4.36) and (4.37) can be used to plot the converter efficiency. The result is shown in Fig. 4.46, for the same parameter values of Fig. 4.45. Again, the result with switching loss (lower thick line) and without switching loss but with inductor winding resistance only (upper, thin line) are compared. It can be seen that these values of diode reverse recovery time and diode recovered charge lead to substantial reductions in efficiency, even at low duty cycles where the diode reverse recovery causes negligible change in the conversion ratio V/V_g . The term multiplying $1/D'$ on the right-hand side of Eq. (4.33) is not equal to the efficiency, and instead simply accounts for how the loss elements affect the conversion ratio.

The plot of Fig. 4.46 predicts that the efficiency tends to a value slightly less than 93% as the duty cycle tends to zero. It should be noted that the boost converter can be operated in *passthrough mode* at $D = 0$, where the MOSFET is always off and never switches. In this case, there is no switching loss and the efficiency will jump to the upper curve that includes inductor dc copper loss only.





Fig. 4.46 Efficiency of the boost converter with diode-induced switching loss. The lower (thick) line includes switching loss terms and dc winding resistance. The upper (thin) line includes dc winding resistance only, with no switching loss

4.4 Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET)

4.4.1 Introduction to the Power MOSFET

The power MOSFET is a modern power semiconductor device having gate lengths close to one micron. The power device is comprised of many small parallel-connected enhancement-mode MOSFET cells, which cover the surface of the silicon die. A cross-section of one cell is illustrated in Fig. 4.47. Current flows vertically through the silicon wafer: the metallized drain connection is made on the bottom of the chip, while the metallized source connection and polysilicon gate are on the top surface. Under normal operating conditions, in which $v_{ds} \geq 0$, both the $p-n$ and $p-n^-$ junctions are reverse-biased. Figure 4.48a illustrates operation of the

Fig. 4.47 Cross-section of DMOS n -channel power MOSFET structure. Crosshatched regions are metallized contacts. Shaded regions are insulating silicon dioxide layers






Fig. 4.48 Operation of the power MOSFET: (a) in the off state, v_{ds} across the depletion region in the n^- region; (b) current flow through the conducting channel in the on state; (c) body diode due to the $p - n^-$ junction

device in the off state. The applied drain-to-source voltage then appears across the depletion region of the $p-n^-$ junction. The n^- region is lightly doped, such that the desired breakdown voltage rating is attained. Figure 4.48b illustrates operation in the on state, with a sufficiently large positive gate-to-source voltage. A channel then forms at the surface of the p region, underneath the gate. This channel is called an *inversion region*, it contains mobile electrons that are able to conduct current between the drain and source. The drain current flows through the n^- drift region, channel, n region, and out through the source contact. The on-resistance of the device is the sum of the resistances of the n^- region, the channel, the source and drain contacts, etc. As the breakdown voltage is increased, the on-resistance becomes dominated by the resistance of the n^- drift region. Since there are no minority carriers to cause conductivity modulation, the on-resistance increases rapidly as the breakdown voltage is increased to several hundred volts and beyond.

The $p-n^-$ junction is called the *body diode*; as illustrated in Fig. 4.48c, this junction forms an effective diode in parallel with the MOSFET channel. The body diode can become forward-biased when the drain-to-source voltage $v_{ds}(t)$ is negative. This diode is capable of conducting the full rated current of the MOSFET. However, many MOSFETs are not optimized with respect to the speed of their body diodes, and the large peak currents that flow during the reverse recovery transition of the body diode can cause device failure as described below. Most recent MOSFETs contain fast recovery body diodes; these devices are rated to withstand the peak currents during the body diode reverse recovery transition.

The MOSFET structure of Fig. 4.48 also includes a *parasitic BJT* structure, formed by the source n region (emitter), substrate p region (base), and drift n^- region (collector). Since the n and p regions are shorted by the source contact, this parasitic BJT is normally off. However, if a sufficiently large current flows through the bulk resistance of the p region, it is possible to forward-bias the $p-n$ base-emitter junction. This situation may be observed during the reverse recovery transition of the body diode, and it can lead to latchup and failure of the MOSFET. Recent MOSFET designs are less prone to this failure mechanism.

Typical n -channel MOSFET static switch characteristics are illustrated in Fig. 4.49. The drain current is plotted as a function of the gate-to-source voltage, for various values of drain-to-source voltage. When the gate-to-source voltage is less than the threshold voltage V_{th} , the device operates in the off state. A typical value of V_{th} is 3 V. When the gate-to-source voltage is greater than 6 or 7 V, the device operates in the on state; typically, the gate is driven to 12 or 15 V to ensure minimization of the forward voltage drop. In the on state, the drain-to-source voltage V_{DS} is roughly proportional to the drain current I_D . The MOSFET is able to conduct peak currents well in excess of its average current rating, and the nature of the static characteristics is unchanged at high current levels. Logic-level power MOSFETs are also available, which operate in the on state with a gate-to-source voltage of 5 V. Some p -channel devices can be obtained, but their properties are inferior to those of equivalent n -channel devices.

The on-resistance and forward voltage drop of the MOSFET have a positive temperature coefficient. This property makes it relatively easy to parallel devices. High-current MOSFET modules are available, containing several parallel-connect chips.

The major capacitances of the MOSFET are illustrated in Fig. 4.50. This model is sufficient for qualitative understanding of the MOSFET switching behavior; more accurate models account for the parasitic junction field-effect transistor inherent in the DMOS geometry. Switching times of the MOSFET are determined essentially by the times required for the gate driver to charge these capacitances. Since the drain current is a function of the gate-to-source voltage,





Fig. 4.49 Typical static characteristics of a power MOSFET. Drain current I_D is plotted vs. gate-to-source voltage V_{GS} , for various values of drain-to-source voltage V_{DS}

Fig. 4.50 MOSFET equivalent circuit which accounts for the body diode and effective terminal capacitances



the rate at which the drain current changes is dependent on the rate at which the gate-to-source capacitance is charged by the gate drive circuit. Likewise, the rate at which the drain voltage changes is a function of the rate at which the gate-to-drain capacitance is charged. The drain-to-source capacitance leads directly to switching loss in PWM converters, since the energy stored in this capacitance is lost during the transistor turn-on transition. Switching loss is discussed in Sect. 4.6.

The gate-to-source capacitance is essentially linear. However, the drain-to-source and gate-to-drain capacitances are strongly nonlinear: these incremental capacitances vary as the inverse square root of the applied capacitor voltage. For example, the dependence of the incremental drain-to-source capacitance can be written in the form

$$C_{ds}(v_{ds}) = \frac{C_0}{\sqrt{1 + \frac{v_{ds}}{V_0}}} \quad (4.38)$$

where C_0 and V_0 are constants that depend on the construction of the device. These capacitances can easily vary by several orders of magnitude as v_{ds} varies over its normal operating range. For $v_{ds} \gg V_0$, Eq. (4.38) can be approximated as

$$C_{ds}(v_{ds}) \approx C_0 \sqrt{\frac{V_0}{v_{ds}}} = \frac{c'_0}{\sqrt{v_{ds}}} \quad (4.39)$$

These expressions are used in Sect. 4.6.1 to determine the switching loss due to energy stored in C_{ds} .

Table 4.2 Characteristics of several commercial n -channel power MOSFETs

| Part number | Rated maximum voltage | Rated average current | R_{on} | Q_g (typical) |
|-------------|-----------------------|-----------------------|----------|-----------------|
| SiSS64DN | 30 V | 40 A | 2.1 mΩ | 21 nC |
| CSD18512Q5B | 40 V | 100 A | 1.3 mΩ | 75 nC |
| NTMFS6H800N | 80 V | 203 A | 1.8 mΩ | 85 nC |
| IXFH80N25X3 | 250 V | 80 A | 13 mΩ | 83 nC |
| IPL60R065P7 | 650 V | 41 A | 53 mΩ | 67 nC |

Characteristics of several commercially available power MOSFETs are listed in Table 4.2. The gate charge Q_g is the charge that the gate drive circuit must supply to the MOSFET to raise the gate voltage from zero to some specified value (typically 10 V), with a specified value of off-state drain-to-source voltage (typically 80% of the rated V_{DS}). The total gate charge is the sum of the charges on the gate-to-drain and the gate-to-source capacitance. The total gate charge is to some extent a measure of the size and switching speed of the MOSFET. A figure of merit is the product of on-resistance R_{on} and gate charge Q_g ; a device exhibiting lower $R_{on} Q_g$ is expected to operate with higher efficiency. The on-resistances listed in Table 4.2 are typical values specified at 25°C; the on-resistance increases significantly at elevated temperature.

Unlike other power devices, MOSFETs are usually not selected on the basis of their rated average current. Rather, on-resistance and its influence on conduction loss are the limiting factors, and MOSFETs typically operate at average currents somewhat less than the rated value.

Majority-carrier silicon MOSFETs are usually the device of choice at voltages up to approximately 600 V. At these voltages, the forward voltage drop is competitive or superior to the forward voltage drops of minority-carrier devices, and the switching speed is significantly faster. Typical switching times are below 100 ns. At voltages greater than 600 V, minority-carrier devices having lower forward voltage drops, such as the IGBT, usually have been preferred. These minority-carrier devices are discussed in Sect. 4.5.

The *superjunction* MOSFET [41] employs alternate heavily doped n and p layers within the drift region, to carefully control the electric field under off-state conditions. This enables better optimization of the tradeoff between on-resistance and blocking voltage, leading to significantly better on-resistance, capacitance, and die area in MOSFETs at voltages of 500–800 V. The IPL60R06SP7 device listed in Table 4.2 is an example of a superjunction MOSFET.

4.4.2 Wide-Bandgap FETs

Power transistors based on *wide-bandgap* (WBG) materials have recently emerged as commercially significant switching devices. In comparison with conventional silicon-based power

transistors, these wide-bandgap transistors can achieve higher breakdown voltage with lower on-resistance and faster switching times. Power MOSFETs based on Silicon Carbide (SiC) find application at voltages above 600 V, and FET devices based on Gallium Nitride (GaN) currently find application at voltages of 600 V and below.

For a majority-carrier device having no conductivity modulation, the resistance R_{on} of the drift region can be expressed as

$$AR_{on} = \frac{k}{\mu_n \epsilon_s E_c^3} V_B^2 \quad (4.40)$$

where R_{on} is the resistance of the drift region, A is the device area, k is a constant dependent on the process and other factors, μ_n is the electron mobility, ϵ_s is the semiconductor permittivity, E_c is the critical field for avalanche breakdown, and V_B is the device breakdown voltage. The right-hand side of Eq. (4.40) is known as the *specific on-resistance* of a power transistor technology, having units of transistor on-resistance per unit area. Wide-bandgap devices take advantage of this basic relationship to make significant advances in performance. These parameters are listed in Table 4.3 for selected semiconductor materials. The electron mobility listed for GaN material is for a high electron mobility transistor (HEMT), for the two-dimensional electron gas induced at the junction between AlGaN and GaN materials. Different crystalline structures are possible in these materials, which can lead to a range of values.

Table 4.3 Comparison of Power Semiconductor Materials [42]

| Material | Bandgap [eV] | Electron mobility μ_n [cm ² /Vs] | Permittivity ϵ_s | Critical field E_c [V/cm] | Thermal conductivity [W/m°K] |
|----------|-----------------|--|------------------------------|--------------------------------|---------------------------------|
| Si | 1.1 | 1350 | 11.8 | $3 \cdot 10^5$ | 150 |
| SiC (4H) | 3.26 | 720 | 10 | $2 \cdot 10^6$ | 450 |
| GaN | 3.44 | 1500–2000 (2DEG) | 9 | $3.3 \cdot 10^6$ | 130 |

The wide-bandgap energies of SiC and GaN materials lead to significant increases in the critical field E_c , approximately an order-of-magnitude improvement. Equation (4.40) predicts that an order-of-magnitude improvement in E_c leads to a three orders-of-magnitude improvement in on-resistance R_{on} . Hence, wide-bandgap materials can potentially achieve a major improvement in the relationship between on-resistance and breakdown voltage.

Additionally, a wide bandgap directly influences the impact on switching time because improvement in specific on-resistance allows a reduction in device area while maintaining the same on-resistance. Reduction in device area reduces its capacitance, and hence also switching loss. Further, wide-bandgap materials enable the use of majority-carrier devices in much higher voltage applications, with no current tail, no reverse recovery, and other advantages of majority-carrier device technology. Hence a technological improvement in Eq. (4.40) represents an improvement in a combination of on-resistance, switching time, and voltage breakdown.

Native oxide layers can be grown on SiC, and manufacturers have developed vertical power MOSFETs in SiC having structures similar to Fig. 4.47. The properties of several commercial SiC power MOSFETs are listed in Table 4.4. Relative to Si MOSFET technology, these SiC MOSFETs achieve significantly higher breakdown voltages, lower on-resistances, and lower gate charge. Silicon Carbide MOSFETs rated at 10 kV [43] and higher are feasible.

Table 4.4 Characteristics of several commercial SiC MOSFETs

| Part number | Rated maximum voltage | Rated average current | R_{on} | Q_g (typical) |
|-----------------|-----------------------|-----------------------|----------|-----------------|
| C3M0030090K | 900 V | 63 A | 30 mΩ | 87 nC |
| C3M0075120K | 1200 V | 30 A | 75 mΩ | 51 nC |
| C2M0045170D | 1700 V | 72 A | 45 mΩ | 188 nC |
| SCT3022AL | 650 V | 93 A | 22 mΩ | 133 nC |
| CPM3-0900-0010A | 900 V | 196 A | 10 mΩ | 68 nC |

Table 4.3 notes that SiC exhibits significantly lower electron mobility than Si. Since on-resistance depends on mobility, low-voltage SiC MOSFETs exhibit inferior on-resistance in low-voltage devices. The advantage of wide bandgap in SiC causes SiC devices to be superior to Si devices only at rated voltages above 600 V. At lower rated voltages, SiC MOSFETs exhibits lower specific resistance than Si MOSFETs.


Silicon carbide exhibits high thermal conductivity and low thermal coefficient of expansion. Bulk devices are able to operate at very high temperatures, possibly up to 300°C. However, the packaging of these devices generally is limited to lower temperatures. Additionally, the reliability of oxide layers is compromised above 175°C, which limits the maximum temperatures of SiC MOSFETs.

The SiC MOSFET includes a body diode, as in Fig. 4.48c. The forward voltage drop of this SiC $p-n$ diode is 3–4 volts, and its reverse recovery time typically is several tens of nanoseconds. If reverse current conduction is required, the MOSFET can be turned on and operated as a synchronous rectifier, to reduce conduction loss.

As noted earlier, the SiC Schottky diode finds application as a replacement for high voltage Si $p-n$ diodes, at 600 V and above. The SiC MOSFET may find application as a replacement for the Si IGBT at 600 V and above, enabling higher switching frequencies and smaller reactive element size.


Gallium Nitride (GaN) is a second wide-bandgap material finding significant application in power electronics. The bandgap energy and critical field of GaN is even higher than SiC, and Eq. (4.40) again predicts that GaN can potentially achieve a major improvement in the relationship between on-resistance and breakdown voltage. Thin-film lateral GaN devices are deposited on a Si or SiC substrate. Since no native oxide is available in GaN, these transistors are heterostructure field-effect devices. Early devices were depletion-mode field-effect transistors, but enhancement-mode FETs now are offered commercially [38].

The structure of a simple enhancement-mode GaN FET is diagrammed in Fig. 4.51. The device may be fabricated on a silicon substrate, or possible another substrate material such as SiC

**Fig. 4.51** Basic structure of enhancement-mode GaN FET

or sapphire. Since the coefficients of thermal expansion of the substrate and the GaN materials differ, transition layers are needed for improvement of reliability under thermal cycling. Intrinsic GaN is deposited next. A layer of AlGaN is then deposited. The crystalline structures and bandgaps of AlGaN and GaN differ, and hence the AlGaN–GaN interface is known as a *heterojunction*. In the GaN FET, a two-dimensional electron gas (2DEG) forms at the heterojunction as illustrated in Fig. 4.52; the 2DEG contains high-mobility electrons within the GaN material at the heterojunction. This type of device is also called a *high electron mobility transistor* (HEMT).

Fig. 4.52 Formation of a two-dimensional electron gas (2DEG) at the heterojunction, comprised of high-mobility electrons



The electrons within the 2DEG form a channel that can conduct current between the source and drain; because of their high mobility, the device exhibits low on-resistance. The gate forms a GaN diode between the gate terminal and the channel. The 2DEG can be controlled by the gate voltage: at zero gate voltage, the gate diode is reverse-biased, and its depletion region extends into the GaN region sufficient to deplete the 2DEG. With positive gate voltage, the 2DEG forms a complete conducting channel between drain and source. It is important to limit the on-state gate current to a value that does not exceed what the gate diode can handle. The $i-v$ characteristics of the gate GaN diode vary with temperature and drain current; depending on the manufacturer, a typical on-state gate-to-source voltage may be 3–5 V.


The high electron mobility of these devices yields competitive on-resistance at voltages below 600 V. GaN FETs are available at rated voltages of tens of volts up to 650 V, and devices at much higher voltages are described in the literature. In comparison with Si MOSFETs, the GaN FET can achieve similar on-resistance with smaller area, smaller capacitances, and faster switching times. Table 4.5 contains a comparison of a 650 V GaN FET with a 650 V Si superjunction MOSFET, having similar on-resistance. The gate charge of the GaN FET is roughly an order-of-magnitude smaller than the Si MOSFET. For reverse conduction with zero gate bias, the Si MOSFET body diode exhibits a voltage drop of approximately 0.8 V, while the GaN FET exhibits a drop of approximately 4 V. The Si MOSFET body diode exhibits significant reverse recovery, while the GaN FET does not.

The GaN FET structure of Fig. 4.51 does not contain a body diode. Nonetheless, the device is able to conduct both positive and negative current between drain and source when the device is on. Further, when $v_{gs} = 0$, the GaN FET will conduct when v_{ds} is sufficiently negative such that v_{gd} is positive enough to turn on the device, as illustrated in Fig. 4.53. Hence, the GaN FET cannot block negative voltage, but it is a current-bidirectional two-quadrant switch.

Table 4.5 Comparison of Si Superjunction MOSFET and GaN FET

| | Si SJ MOSFET | GaN FET |
|---------------------------------|---------------|-------------|
| Voltage rating | 650 V | 650 V |
| R_{on} , 25–150°C | 24–60 mΩ | 25–50 mΩ |
| Q_g at $V_{DS} = 400\text{V}$ | 123 nC (10 V) | 12 nC (6 V) |
| V_{SD} | 0.8 V | 4 V |
| Q_{rr} | 8.7 μC | — |
| t_{rr} | 440 ns | — |

Fig. 4.53 Reverse conduction through a FET such as a GaN device, when the gate is shorted to the source. The FET becomes forward-biased when $v_{ds} \leq -V_{th}$



4.4.3 MOSFET Gate Drivers

Now let us discuss some practical circuitry and basic considerations for driving power MOSFETs. Figure 4.54 contains a synchronous buck converter; in which the main switch Q_1 and the synchronous rectifier Q_2 are both realized using power MOSFETs. This configuration is found in quite a few examples, including not only low-voltage dc–dc buck converters, but also dc–ac inverter circuits and converters having bidirectional power flow. The transistor configuration is also called a *half-bridge* circuit, and the gate driver circuitry illustrated in this figure is called a *half-bridge gate driver*. The fundamentals of driving the MOSFETs in these applications are nearly the same, and are discussed in this section in the context of the synchronous buck converter.

In Fig. 4.54, MOSFET Q_2 is driven by low-side driver DR_{LS} . Since the source of Q_2 is connected to ground, the gate is driven at zero volts to turn Q_2 off, and at 12 V to turn Q_2 on.

The source of MOSFET Q_1 is connected to the switch node voltage $v_s(t)$; this voltage is approximately zero when Q_2 is on, but is approximately equal to the input voltage V_g when Q_1 is on. The high-side driver DR_{HS} must drive the gate of Q_1 to 0 V with respect to $v_s(t)$ to turn Q_1 off, and to +12 V with respect to $v_s(t)$ to turn Q_1 on. To drive Q_1 in this manner, the high-side driver circuit is referenced to the switch node voltage $v_s(t)$, and a level shifter circuit converts the ground-referenced control signal to a v_s -referenced signal as needed to drive the input of DR_{HS} .

A *bootstrap power supply* provides 12 V power to DR_{HS} that is referenced to v_s . When MOSFET Q_2 conducts, then capacitor C_{boot} charges to 12 V through diode D_{boot} and Q_2 . While Q_1 conducts, capacitor C_{boot} supplies power to DR_{HS} , that is approximately +12 V with respect to v_s . It is necessary to periodically turn Q_2 on, to recharge C_{boot} to 12 V and maintain power to DR_{HS} .

Up-to-date gate driver ICs contain *undervoltage lockout* (UVLO) circuitry that reliably turns off both MOSFETs when the 12 V power supply voltage is less than an UVLO threshold. This forces the MOSFETs into a known safe OFF-state while the 12 V power supply starts up. For




Fig. 4.54 Buck converter with MOSFET synchronous rectifier and half-bridge gate driver

reliable operation of the high-side bootstrap power supply, the voltage across capacitor C_{boot} must be higher than this UVLO threshold.

The control signal $c(t)$ is a logic signal that commands switching of the transistors, with switching frequency f_s and duty cycle D_c . This signal drives a *deadtime generator* that produces signals that drive the driver circuits DR_{LS} and DR_{HS} . It is necessary to make sure that Q_1 and Q_2 do not simultaneously conduct, even for a few nanoseconds—simultaneous conduction leads to very large current spikes drawn out of the source V_g , which can damage the MOSFETs or at least substantially reduce the efficiency. The function of the deadtime generator is to insert small delays, or *deadtimes*, that implement *break-before-make* switching, in which one transistor is fully turned off before the next transistor begins to turn on. Typical waveforms of the control signals $c(t)$, $c_{HS}(t)$, and $c_{LS}(t)$ are illustrated in Fig. 4.55.




Fig. 4.55 Control waveforms of the deadtime generator block of Fig. 4.54

Let us consider next the details of the switching transition in which the synchronous rectifier Q_2 turns off, and then the main switch Q_1 turns on. In Fig. 4.56, the low-side driver DR_{LS} and MOSFET Q_2 are replaced by equivalent circuit models that aid in understanding the waveforms observed during this switching transition. The driver DR_{LS} is replaced by a Thevenin-equivalent model consisting of a voltage source $v_{thev}(t)$ and a resistance R_{thev} . The voltage source v_{thev} is the open-circuit output voltage of the driver, and can be assumed to be proportional to the control signal $c_{LS}(t)$ of Fig. 4.55. The resistance R_{thev} can be viewed, to first order, as arising from the on-resistance of the output driver stage MOSFETs of the driver DR_{LS} . It is traditional to rate gate drivers according to their peak current capability; so, for example, a driver rated at 12 V and 1 A would exhibit $R_{thev} = (12 \text{ V})/(1 \text{ A}) = 12 \Omega$. Additionally, in Fig. 4.56, MOSFET Q_2 is replaced with an equivalent circuit model consisting of the device capacitances C_{gs} , C_{gd} , and C_{ds} , body diode D_2 , and a dependent current source that models the dependence of the drain current on v_{gs} and v_s .




Fig. 4.56 Detail of half-bridge gate driver of Fig. 4.54, with low-side driver modeled by Thevenin-equivalent network, and with MOSFET Q_2 replaced by its equivalent circuit model

Waveforms of the switching transition are illustrated in Fig. 4.57. Initially, Q_2 is on, and its gate-to-source voltage $v_{gs}(t)$ is high. The switch node voltage $v_s(t)$ is approximately zero, and transistor Q_1 is off. When the control signal $c_{LS}(t)$ commands the low-side driver to turn Q_2 off, then the Q_2 gate capacitances begin to discharge through the driver resistance R_{thev} . When the Q_2 gate voltage $v_{gs}(t)$ falls below the Q_2 threshold voltage V_{th} , then MOSFET Q_2 is fully off. With a properly chosen deadtime t_d , this happens before Q_1 begins to turn on.

After Q_2 has turned off, but before Q_1 turns on, where does the inductor current $i_L(t)$ flow? It is assumed that the inductor current has small ripple, and does not significantly change over the switching times illustrated in Fig. 4.57. With both Q_1 and Q_2 in the off state, and with positive inductor current in the direction illustrated, the inductor current will forward-bias the body diode D_2 . This body diode will continue to conduct for the remainder of the deadtime.




Fig. 4.57 Waveforms for the switching transition where Q_2 turns off and then Q_1 turns on

At the conclusion of the deadtime, the control signal $c_{HS}(t)$ commands the high-side driver to turn Q_1 on. Since body diode D_2 is conducting, it must undergo a reverse-recovery process, and hence reverse current flows through D_2 (also flowing through Q_1 and V_g). Consequently, D_2 induces switching loss in Q_1 , as described in Sect. 4.3. In Fig. 4.57, the D_2 reverse recovery time is labeled t_r .

When the reverse recovery of D_2 has progressed enough to allow the diode voltage to change, then the switch node voltage $v_s(t)$ will rise. Figure 4.57 is sketched for the case that the body diode softness factor is $S = 0$, so that the voltage $v_s(t)$ changes after the reverse recovery has concluded. During the interval of length t_{vr} , the switch node voltage rises from zero to V_g . During this interval, the energy stored in the output capacitances C_{ds} of MOSFETs Q_1 and Q_2 is dissipated as switching loss in Q_1 . Switching loss as described in Sect. 4.2.2 is also induced in Q_1 .

It can be observed from Fig. 4.56 that when $v_{gs}(t)$ and $v_{thev}(t)$ are both zero, there is zero voltage across R_{thev} , and hence i_{dr} is zero. This is what happens at the beginning of the t_{vr} interval of Fig. 4.57. But since $v_s(t)$ is rising, current $i_{gd} = C_{gd} dv_s/dt$ is induced in capacitance C_{gd} . This current must flow into C_{gs} since $i_{dr} = 0$. Hence, $v_{gs}(t)$ must increase as shown. For v_{gs} greater than zero, some negative driver current i_{dr} will occur, limited by the Thevenin resistance R_{thev} .

How high does $v_{gs}(t)$ become during the t_{vr} interval? It is important that v_{gs} remain less than V_{th} for the entire interval, so that MOSFET Q_2 remains off. If v_{gs} rises above V_{th} , then Q_2 will begin to turn on, leading to oscillations and additional switching loss. It is important to maintain $v_{gs} < V_{th}$ for the entire Q_1 turn-on interval.

A commonly used solution for reducing the rise of $V_{gs}(t)$ is illustrated in Fig. 4.58. A small-value resistor R_{g1} is connected between the high-side driver DR_{HS} and the gate of MOSFET Q_1 . This slows down the turn-on of Q_1 , reducing the rate at which the switch node voltage $v_s(t)$ rises. Hence the current i_{gd} of the Q_2 gate-to-drain capacitance is reduced, and $v_{gs}(t)$ increases more slowly. If R_{g1} is large enough, then the low-side driver DR_{LS} is able to maintain $v_{gs}(t)$ less than




Fig. 4.58 Addition of resistor R_{g1} and diode D_{g1} between high-side driver and gate of Q_1 , to slow down the turn-on of Q_1 and maintain the V_{gs} of Q_2 below V_{th} during the Q_1 turn-on transition

V_{th} . Diode D_{g1} bypasses R_{g1} during the turn-off transition of Q_1 , so that R_{g1} reduces the turn-on speed but does not affect the turn-off speed. If the inductor current i_L can reverse polarity, then it may be desirable to insert a similar R_{g2} and D_{g2} network at the gate of Q_2 .

4.5 Minority-Carrier Transistors

4.5.1 Bipolar Junction Transistor (BJT)

A cross-section of an NPN power BJT is illustrated in Fig. 4.59. As with other power devices, current flows vertically through the silicon wafer. A lightly doped n^- region is inserted in the collector, to obtain the desired voltage breakdown rating. The transistor operates in the off state




Fig. 4.59 Power BJT structure.
Crosshatched regions are metallized
contacts

(cutoff) when the $p-n$ base-emitter junction and the $p-n^-$ base-collector junction are reverse-biased; the applied collector-to-emitter voltage then appears essentially across the depletion region of the $p-n^-$ junction. The transistor operates in the on state (saturation) when both junctions are forward-biased; substantial minority charge is then present in the p and n^- regions. This minority charge causes the n^- region to exhibit a low on-resistance via the conductivity modulation effect. Between the off state and the on state is the familiar active region, in which the $p-n$ base-emitter junction is forward-biased and the $p-n^-$ base-collector junction is reverse-biased. When the BJT operates in the active region, the collector current is proportional to the base region minority charge, which in turn is proportional (in equilibrium) to the base current. There is in addition a fourth region of operation known as *quasi-saturation*, occurring between the active and saturation regions. Quasi-saturation occurs when the base current is insufficient to fully saturate the device; hence, the minority charge present in the n^- region is insufficient to fully reduce the n^- region resistance, and high transistor on-resistance is observed.

Consider the simple switching circuit of Fig. 4.60. Figure 4.61 contains waveforms illustrating the BJT turn-on and turn-off transitions. The transistor operates in the off state during interval (1), with the base-emitter junction reverse-biased by the source voltage $v_s(t) = -V_{s1}$. The turn-on transition is initiated at the beginning of interval (2), when the source voltage changes to $v_s(t) = +V_{s2}$. Positive current is then supplied by source v_s to the base of the BJT. This current first charges the capacitances of the depletion regions of the reverse-biased base-emitter and base-collector junctions. At the end of interval (2), the base-emitter voltage exceeds zero sufficiently for the base-emitter junction to become forward-biased. The length of interval (2) is called the *turn-on delay time*. During interval (3), minority charge is injected across the base-emitter junction from the emitter into the base region; the collector current is proportional to this minority base charge. Hence during interval (3), the collector current increases. Since the transistor drives a resistive load R_L , the collector voltage also decreases during interval (3). This causes the voltage to reduce across the reverse-biased base-collector depletion region (Miller) capacitance. Increasing the base current I_{B1} (by reducing R_B or increasing V_{s2}) increases the rate of change of both the base region minority charge and the charge in the Miller capacitance. Hence, increased I_{B1} leads to a decreased turn-on switching time.

Near or at the end of interval (3), the base-collector $p-n^-$ junction becomes forward-biased. Minority carriers are then injected into the n^- region, reducing its effective resistivity. Depending on the device geometry and the magnitude of the base current, a *voltage tail* [interval (4)] may be observed as the apparent resistance of the n^- region decreases via conductivity modulation. The BJT reaches on-state equilibrium at the beginning of interval (5), with low on-resistance and with substantial minority charge present in both the n^- and p regions. This minority charge significantly exceeds the amount necessary to support the active region conduction of the collector current I_{Con} ; its magnitude is a function of $I_{B1} - I_{Con}/\beta$, where β is the active-region current gain.




Fig. 4.60 Circuit for BJT switching time example




Fig. 4.61 BJT turn-on and turn-off transition waveforms

The turn-off process is initiated at the beginning of interval (6), when the source voltage changes to $v_s(t) = -V_{s1}$. The base-emitter junction remains forward-biased as long as minority carriers are present in its vicinity. Also, the collector current continues to be $i_C(t) = I_{Con}$ as long as the minority charge exceeds the amount necessary to support the active region conduction of I_{Con} , that is, as long as *excess charge* is present. So during interval (6), a negative base current flows equal to $-I_{B2} = (-V_{s1} - v_{BE}(t))/R_B$. This negative base current actively removes the total stored minority charge. Recombination further reduces the stored minority charge. Interval (6) ends when all of the excess minority charge has been removed. The length of interval (6)




Fig. 4.62 Ideal base current waveform for minimization of switching times

is called the *storage time*. During interval (7), the transistor operates in the active region. The collector current $i_C(t)$ is now proportional to the stored minority charge. Recombination and the negative base current continue to reduce the minority base charge, and hence the collector current decreases. In addition, the collector voltage increases, and hence the base current must charge the Miller capacitance. At the end of interval (7), the minority stored charge is equal to zero, and the base-emitter junction can become reverse-biased. The length of interval (7) is called the turn-off time or *fall time*. During interval (8), the reverse-biased base-emitter junction capacitance is discharged to voltage $-V_{s1}$. During interval (9), the transistor operates in equilibrium, in the off state.

It is possible to turn the transistor off using $I_{B2} = 0$; for example, we could let V_{s1} be approximately zero. However, this leads to very long storage and turn-off switching times. If $I_{B2} = 0$, then all of the stored minority charge must be removed passively, via recombination. From the standpoint of minimizing switching times, the base current waveform of Fig. 4.62 is ideal. The initial base current I_{B1} is large in magnitude, such that charge is inserted quickly into the base, and the turn-on switching times are short. A compromise value of equilibrium on-state current I_{Bon} is chosen, to yield a reasonably low collector-to-emitter forward voltage drop, while maintaining moderate amounts of excess stored minority charge and hence keeping the storage time reasonably short. The current $-I_{B2}$ is large in magnitude, such that charge is removed quickly from the base and hence the storage and turn-off switching times are minimized.

Unfortunately, in most BJTs, the magnitudes of I_{B1} and I_{B2} must be limited because excessive values lead to device failure. As illustrated in Fig. 4.63, the base current flows laterally through the p region. This current leads to a voltage drop in the resistance of the p material, which influences the voltage across the base-emitter junction. During the turn-off transition, the base current $-I_{B2}$ causes the base-emitter junction voltage to be greater in the center of the base




Fig. 4.63 A large I_{B2} leads to focusing of the emitter current away from the base contacts, due to the voltage induced by the lateral base region current

region, and smaller at the edges near the base contacts. This causes the collector current to focus near the center of the base region. In a similar fashion, a large I_{B1} causes the collector current to crowd near the edges of the base region during the turn-on transition. Since the collector-to-emitter voltage and collector current are simultaneously large during the switching transitions, substantial power loss can be associated with current focusing. Hence hot spots are induced at the center or edge of the base region. The positive temperature coefficient of the base-emitter junction current (corresponding to a negative temperature coefficient of the junction voltage) can then lead to thermal runaway and device failure. Thus, to obtain reliable operation, it may be necessary to limit the magnitudes of I_{B1} and I_{B2} . It may also be necessary to add external *snubber* networks which reduce the instantaneous transistor power dissipation during the switching transitions.

Steady-state characteristics of the BJT are illustrated in Fig. 4.64. In Fig. 4.64a, the collector current I_C is plotted as a function of the base current I_B , for various values of collector-to-emitter voltage V_{CE} . The cutoff, active, quasi-saturation, and saturation regions are identified. At a given collector current I_c , to operate in the saturation region with minimum forward voltage drop, the base current I_B must be sufficiently large. The slope dI_C/dI_B in the active region is the current gain β . It can be seen that β decreases at high current—near the rated current of the BJT, the current gain decreases rapidly and hence it is difficult to fully saturate the device. Collector current I_C is plotted as a function of collector-to-emitter voltage V_{CE} in Fig. 4.64b, for various values of I_B . The breakdown voltages BV_{SUS} , BV_{CEO} , and BV_{CBO} are illustrated. BV_{CBO} is the avalanche breakdown voltage of the base-collector junction, with the emitter open circuited or with sufficiently negative base current. BV_{CBO} is the somewhat smaller collector-emitter breakdown voltage observed when the base current is zero; as avalanche breakdown is approached, free carriers are created that have the same effect as a positive base current and that cause the breakdown voltage to be reduced. BV_{SUS} is the breakdown voltage observed with positive base current. Because of the high instantaneous power dissipation, breakdown usually results in destruction of the BJT. In most applications, the off-state transistor voltage must not exceed BV_{CBO} .

At voltage levels up to 600 V, the BJT has been replaced by the MOSFET in power applications. At 600 V and above, the BJT has been displaced by a more recent minority-carrier device, the IGBT.

4.5.2 Insulated-Gate Bipolar Transistor (IGBT)

A cross-section of the IGBT is illustrated in Fig. 4.65. Comparison with Fig. 4.47 reveals that the IGBT and power MOSFET are very similar in construction. The key difference is the p region connected to the collector of the IGBT. So the IGBT is a modern four-layer power semiconductor device having a MOS gate.

The function of the added p region is to inject minority charges into the n^- region while the device operates in the on state, as illustrated in Fig. 4.65. When the IGBT conducts, the $p-n^-$ junction is forward-biased, and the minority charges injected into the n^- region cause conductivity modulation. This reduces the on-resistance of the n^- region, and allows high-voltage IGBTs to be constructed which have low forward voltage drops. IGBTs rated as low as 600 V and as high as 6500 V are readily available. The forward voltage drops of these devices are typically 2 to 4 V, much lower than would be obtained in equivalent MOSFETs of the same silicon area.

Several schematic symbols for the IGBT are in current use; the symbol illustrated in Fig. 4.66a is the most popular. A two-transistor equivalent circuit for the IGBT is illustrated




Fig. 4.64 BJT static characteristics: (a) I_C vs. I_B , illustrating the regions of operation; (b) I_C vs. V_{CE} , illustrating voltage breakdown characteristics

in Fig. 4.66b. The IGBT functions effectively as an n -channel power MOSFET, cascaded by a PNP emitter-follower BJT. The physical locations of the two effective devices are illustrated in Fig. 4.67. It can be seen that there are two effective currents: the effective MOSFET channel current i_1 , and the effective PNP collector current i_2 .

The price paid for the reduced voltage drop of the IGBT is its increased switching times, especially during the turn-off transition. In particular, the IGBT turn-off transition exhibits a phenomenon known as *current tailing*. The effective MOSFET can be turned off quickly, by removing the gate-to-emitter voltage such that the gate-to-emitter voltage is negative. This causes the channel current i_1 to quickly become zero. However, the PNP collector current i_2 continues to flow as long as minority charge is present in the n^- region. Since there is no way to actively remove the stored minority charge, it slowly decays via recombination. So i_2 slowly decays in proportion




Fig. 4.65 IGBT structure. Crosshatched regions are metallized contacts. Shaded regions are insulating silicon dioxide layers





Fig. 4.66 The IGBT: (a) schematic symbol, (b) equivalent circuit




Fig. 4.67 Physical locations of the effective MOSFET and PNP components of the IGBT

to the minority charge, and a current tail is observed. The length of the current tail can be reduced by introduction of recombination centers in the n^- region, at the expense of a somewhat increased on-resistance. The current gain of the effective PNP transistor can also be minimized, causing i_1 to be greater than i_2 . Nonetheless, the turn-off switching time of the IGBT is significantly longer than that of the MOSFET, with typical turn-off times in the range $0.5\ \mu s$ to $5\ \mu s$.




Fig. 4.68 IGBT switching loss example

A buck converter circuit containing an ideal diode and nonideal (physical) IGBT is illustrated in Fig. 4.68. Turn-off transition waveforms are illustrated in Fig. 4.69; these waveforms are similar to the MOSFET waveforms of Fig. 4.25. The diode is initially reverse-biased, and the voltage $v_A(t)$ rises from approximately zero to V_g . The interval length $(t_1 - t_0)$ is the time required for the gate drive circuit to charge the IGBT gate-to-collector capacitance. At time $t = t_1$, the diode becomes forward-biased, and current begins to commute from the IGBT to the diode. The interval $(t_2 - t_1)$ is the time required for the gate drive circuit to discharge the IGBT gate-to-emitter capacitance to the threshold value which causes the effective MOSFET in Fig. 4.66b to be in the off state. This time can be minimized by use of a high-current gate drive circuit which discharges the gate capacitance quickly. However, switching off the effective MOSFET does not completely interrupt the IGBT current $i_A(t)$: current $i_2(t)$ continues to flow through the effective PNP bipolar junction transistor of Fig. 4.66b as long as minority carriers continue to




Fig. 4.69 IGBT turn-off transition waveforms for the circuit of Fig. 4.68

exist within its base region. During the interval $t_2 < t < t_3$, the current is proportional to this stored minority charge, and the current tail interval length ($t_3 - t_2$) is equal to the time required for this remaining stored minority charge to recombine.

The energy W_{off} lost during the turn-off transition of the IGBT is again the area under the instantaneous power waveform, as illustrated in Fig. 4.69. The switching loss can again be evaluated using Eq. (4.6). Switching loss typically limits the maximum switching frequencies of conventional PWM converters employing IGBTs to roughly 1 to 30 kHz.

The added $p-n^-$ diode junction of the IGBT is not normally designed to block significant voltage. Hence, the IGBT has negligible reverse voltage-blocking capability.

Since the IGBT is a four-layer device, there is the possibility of SCR-type latchup, in which the IGBT cannot be turned off by gate voltage control. Recent devices are not susceptible to this problem. These devices are quite robust, hot spot and current crowding problems are nonexistent, and the need for external snubber circuits is minimal.

The on-state forward voltage drop of the IGBT can be modeled by a forward-biased diode junction, in series with an effective on-resistance. The temperature coefficient of the IGBT forward voltage drop is complicated by the fact that the diode junction voltage has a negative temperature coefficient, while the on-resistance has a positive temperature coefficient. Fortunately, near rated current the on-resistance dominates, leading to an overall positive temperature coefficient. In consequence, IGBTs can be easily connected in parallel, with a modest current derating. Large modules are commercially available, containing multiple parallel-connected chips.

Characteristics of several commercially available single-chip IGBTs and multiple-chip IGBT modules are listed in Table 4.6.

4.5.3 Thyristors (SCR, GTO)

Of all conventional semiconductor power devices, the silicon-controlled rectifier (SCR) is the oldest, has the lowest cost per rated kVA, and is capable of controlling the greatest amount of power. Devices having voltage ratings of 5000 to 7000 V and current ratings of several thousand amperes are available. In utility dc transmission line applications, series-connected light-triggered SCRs are employed in inverters and rectifiers that interface the ac utility system

Table 4.6 Characteristics of several commercial IGBTs

| Part number | Rated maximum voltage | Rated average current | V_F (typical) | t_f (typical) |
|-----------------------|-----------------------|-----------------------|-----------------|-----------------|
| Single-chip devices | | | | |
| HGTP12N60A4 | 600 V | 23 A | 2.0 V | 70 ns |
| HGTG32N60E2 | 600 V | 32 A | 2.4 V | 0.62 μ s |
| HGTG30N120D2 | 1200 V | 30 A | 3.2 V | 0.58 μ s |
| Multiple-chip modules | | | | |
| CM400HA-12E | 600 V | 400 A | 2.7 V | 0.3 μ s |
| CM300HA-24E | 1200 V | 300 A | 2.7 V | 0.3 μ s |
| CM800HA-34H | 1700 V | 800 A | 3.3 V | 0.6 μ s |
| High voltage modules | | | | |
| CM 800HB-50H | 2500 V | 800 A | 3.15 V | 1.0 μ s |
| CM 600HB-90H | 4500 V | 900 A | 3.3 V | 1.2 μ s |




Fig. 4.70 The SCR: (a) schematic symbol, (b) equivalent circuit




Fig. 4.71 Physical locations of the effective NPN and PNP components of the SCR

to dc transmission lines which carry roughly 1 kA and 1 MV. A single large SCR fills a silicon wafer that is several inches in diameter, and is mounted in a hockey-puck-style case.

The schematic symbol of the SCR is illustrated in Fig. 4.70a, and an equivalent circuit containing NPN and PNP BJT devices is illustrated in Fig. 4.70b. A cross-section of the silicon chip is illustrated in Fig. 4.71. Effective transistor Q_1 is composed of the n , p , and n^- regions, while effective transistor Q_2 is composed of the p , n^- , and p regions as illustrated.

The device is capable of blocking both positive and negative anode-to-cathode voltages. Depending on the polarity of the applied voltage, one of the $p-n^-$ junctions is reverse-biased. In either case, the depletion region extends into the lightly doped n^- region. As with other devices, the desired voltage breakdown rating is obtained by proper design of the n^- region thickness and doping concentration.

The SCR can enter the on state when the applied anode-to-cathode voltage v_{AK} is positive. Positive gate current i_G then causes effective transistor Q_1 to turn on; this in turn supplies base current to effective transistor Q_2 , and causes it to turn on as well. The effective connections of the base and collector regions of transistors Q_1 and Q_2 constitute a positive feedback loop. Provided that the product of the current gains of the two transistors is greater than one, then the currents of the transistors will increase regeneratively. In the on state, the anode current is limited by the external circuit, and both effective transistors operate fully saturated. Minority carriers are injected into all four regions, and the resulting conductivity modulation leads to very low forward voltage drop. In the on state, the SCR can be modeled as a forward-biased diode junction in series with a low-value on-resistance. Regardless of the gate current, the SCR is latched in the on state: it cannot be turned off except by application of negative anode current




Fig. 4.72 Static $i_A - v_{AK}$ characteristics of the SCR

or negative anode-to-cathode voltage. In phase-controlled converters, the SCR turns off at the zero crossing of the converter ac input or output waveform. In forced commutation converters, external commutation circuits force the controlled turn-off of the SCR, by reversing either the anode current or the anode-to-cathode voltage.

Static $i_A - v_{AK}$ characteristics of the conventional SCR are illustrated in Fig. 4.72. It can be seen that the SCR is a voltage-bidirectional two-quadrant switch. The turn-on transition is controlled actively via the gate current. The turn-off transition is passive.

During the turn-off transition, the rate at which forward anode-to-cathode voltage is reapplied must be limited, to avoid retriggering the SCR. The turn-off time t_q is the time required for minority stored charge to be actively removed via negative anode current, and for recombination of any remaining minority charge. During the turn-off transition, negative anode current actively removes stored minority charge, with waveforms similar to diode turn-off transition waveforms of Fig. 4.31. Thus, after the first zero crossing of the anode current, it is necessary to wait for time t_q before reapplying positive anode-to-cathode voltage. It is then necessary to limit the rate at which the anode-to-cathode voltage increases, to avoid retriggering the device. Inverter-grade SCRs are optimized for faster switching times, and exhibit smaller values of t_q .

Conventional SCR wafers have large feature size, with coarse or nonexistent interdigititation of the gate and cathode contacts. The parasitic elements arising from this large feature size lead to several limitations. During the turn-on transition, the rate of increase of the anode current must be limited to a safe value. Otherwise, cathode current focusing can occur, which leads to formation of hot spots and device failure.

The coarse feature size of the gate and cathode structure is also what prevents the conventional SCR from being turned off by active gate control. One might apply a negative gate current, in an attempt to actively remove all of the minority stored charge and to reverse-bias the $p-n$ gate-cathode junction. The reason that this attempt fails is illustrated in Fig. 4.73. The large negative gate current flows laterally through the adjoining the p region, inducing a voltage drop as shown. This causes the gate-cathode junction voltage to be smaller near the gate contact, and relatively larger away from the gate contact. The negative gate current is able to reverse-bias only the portion of the gate-cathode junction in the vicinity of the gate contact; the remainder of the gate-cathode junction continues to be forward-biased, and cathode current continues to flow. In effect, the gate contact is able to influence only the nearby portions of the cathode.

The gate turn off thyristor, or GTO, is a more recent power device having small feature size. The gate and cathode contacts highly interdigitated, such that the entire gate-cathode $p-n$




Fig. 4.73 Negative gate current is unable to completely reverse-bias the gate-cathode junction. The anode current focuses away from the gate contact

junction can be reverse-biased via negative gate current during the turn-off transition. Like the SCR, a single large GTO can fill an entire silicon wafer. Maximum voltage and current ratings of commercial GTOs are lower than those of SCRs.

The turn-off gain of a GTO is the ratio of on-state current to the negative gate current magnitude required to switch the device off. Typical values of this gain are 2 to 5, meaning that several hundred amperes of negative gate current may be required to turn off a GTO conducting 1000 A. Also of interest is the maximum controllable on-state current. The GTO is able to conduct peak currents significantly greater than the rated average current; however, it may not be possible to switch the device off under gate control while these high peak currents are present.

4.6 Additional Sources of Switching Loss


Switching loss caused by transistor switching times with a clamped inductive load is introduced in Sect. 4.2.2. Current tailing in IGBTs leads to this type of switching loss, as discussed in Sect. 4.5.2. Diode reverse recovery also induces switching loss as modeled in Sect. 4.3.3.

Several other sources of switching loss are discussed in this section. Semiconductor output capacitances store energy that is dissipated in the transistor at the transistor turn-on transition. Inductances that effectively are in series with the transistor store energy when the transistor conducts; when the transistor turns off and interrupts the inductor current, the stored energy is dissipated in the transistor. Diode reverse recovery can also induce switching loss in other circuit elements. These additional mechanisms of switching loss are discussed in this section.

4.6.1 Device Capacitances, and Leakage, Package, and Stray Inductances

Reactive elements can also lead to switching loss. Capacitances that are effectively in parallel with switching elements are shorted out when the switch turns on, and any energy stored in the capacitance is lost. The capacitances are charged without energy loss when the switching elements turn off, and the transistor turn-off loss W_{off} computed in Eq. (4.5) may be reduced.

Fig. 4.74 The energy stored in the semiconductor output capacitances is lost during the transistor turn-on transition



Likewise, inductances that are effectively in series with a switching element lose their stored energy when the switch turns off. Hence, series inductances lead to additional switching loss at turn-off, but can reduce the transistor turn-on loss.

The stored energies of the reactive elements can be summed to find the total energy loss per switching period due to these mechanisms. For linear capacitors and inductors, the stored energy is

$$W_C = \sum_{\text{capacitive elements}} \frac{1}{2} C_i V_i^2 \quad (4.41)$$

$$W_L = \sum_{\text{inductive elements}} \frac{1}{2} L_j I_j^2$$

A common source of this type of switching loss is the output capacitances of the semiconductor switching devices. The depletion layers of reverse-biased semiconductor devices exhibit capacitance which stores energy. When the transistor turns on, this stored energy is dissipated by the transistor. For example, in the buck converter of Fig. 4.74, the MOSFET exhibits drain-to-source capacitance C_{ds} , and the reverse-biased diode exhibits junction capacitance C_j . During the switching transitions these two capacitances are effectively in parallel, since the dc source V_g is effectively a short-circuit at high frequency. To the extent that the capacitances are linear, the energy lost when the MOSFET turns on is

$$W_C = \frac{1}{2} (C_{ds} + C_j) V_g^2 \quad (4.42)$$

Typically, this type of switching loss is significant at voltage levels above 100 V. The MOSFET gate drive circuit, which must charge and discharge the MOSFET gate capacitances, also exhibits this type of loss.

As noted in Sect. 4.4.1, the incremental drain-to-source capacitance C_{ds} of the power MOSFET is a strong function of the drain-to-source voltage v_{ds} . $C_{ds}(v_{ds})$ follows an approximate inverse-square root dependence of v_{ds} , as given by Eq. (4.39). The energy stored in C_{ds} at $v_{ds} = V_{DS}$ is

$$W_{Cds} = \int v_{ds} i_C dt = \int_0^{V_{DS}} v_{ds} C_{ds}(v_{ds}) dv_{ds} \quad (4.43)$$

where $i_C = C_{ds}(v_{ds})dv_{ds}/dt$ is the current in C_{ds} . Substitution of Eq. (4.39) into (4.43) yields

$$W_{Cds} = \int_0^{V_{DS}} C'_0(v_{ds}) \sqrt{v_{ds}} dv_{ds} = \frac{2}{3} C_{ds}(V_{DS}) V_{DS}^2 \quad (4.44)$$

This energy is lost each time the MOSFET switches on. From the standpoint of switching loss, the drain-to-source capacitance is equivalent to a linear capacitance having the value $\frac{4}{3}C_{ds}(V_{DS})$.

The Schottky diode is essentially a majority-carrier device, which does not exhibit a reverse-recovery transient such as in Fig. 4.31. Reverse-biased Schottky diodes do exhibit significant junction capacitance, however, which can be modeled with a parallel capacitor C_j as in Fig. 4.74, and which leads to energy loss at the transistor turn-on transition.


Common sources of series inductance are transformer leakage inductances in isolated converters (discussed in Chap. 6), as well as the inductances of interconnections and of semiconductor device packages. In addition to generating switching loss, these elements can lead to excessive peak voltage stress during the transistor turn-off transition. Interconnection and package inductances can lead to significant switching loss in high-current applications, and leakage inductance is an important source of switching loss in many transformer-isolated converters.

4.6.2 Inducing Switching Loss in Other Elements

Diode stored minority charge can induce switching loss in the (nonideal) converter reactive elements. As an example, consider the circuit of Fig. 4.75, containing an ideal voltage source $v_f(t)$, an inductor L , a capacitor C (which may represent the diode junction capacitance, or the junction capacitance in parallel with an external capacitor), and a silicon diode. The diode switching processes of many converter and rectifier circuits can be modeled by a circuit of this form. The voltage source produces the rectangular waveform $v_i(t)$ illustrated in Fig. 4.76. This voltage is initially positive, causing the diode to become forward-biased and the inductor current $i_L(t)$ to increase linearly with slope V_1/L . Since the current is increasing, the stored minority charge inside the diode also increases. At time $t = t_1$, the source voltage $v_i(t)$ becomes negative, and the inductor current decreases with slope $di_L/dt = -V_2/L$. The diode stored charge also decreases, but at a slower rate that depends not only on i_L but also on the minority-carrier recombination lifetime of the silicon material in the diode. Hence, at time $t = t_2$, when $i_L(t)$ reaches zero, some stored minority charge remains in the diode. So the diode continues to be forward-biased, and the inductor current continues to decrease with the same slope. The negative current for $t > t_2$ constitutes a reverse diode current, which actively removes diode stored charge. At some time later, $t = t_3$, the diode stored charge in the vicinity of the diode junction becomes zero, and the diode junction becomes reverse-biased. The inductor current is now negative, and must flow through the capacitor. The inductor and capacitor then form a series resonant circuit, which rings with decaying sinusoidal waveforms as shown. This ringing is eventually damped out by the parasitic loss elements of the circuit, such as the inductor winding resistance, inductor core loss, and capacitor equivalent series resistance.

The diode recovered charge induces loss in this circuit. During the interval $t_2 < t < t_3$, the minority stored charge Q_r recovered from the diode is

Fig. 4.75 A circuit in which the diode stored charge induces ringing, and ultimately switching loss, in (nonideal) reactive elements






Fig. 4.76 Waveforms of the circuit of Fig. 4.75

$$Q_r = - \int_{t_2}^{t_3} i_L(t) dt \quad (4.45)$$

This charge is directly related to the energy stored in the inductor during this interval. The energy W_L stored in the inductor is the integral of the power flowing into the inductor:

$$W_L = \int_{t_2}^{t_3} v_L(t) i_L(t) dt \quad (4.46)$$

During this interval, the applied inductor voltage is

$$v_L(t) = L \frac{di_L(t)}{dt} = -V_2 \quad (4.47)$$

Substitution of Eq. (4.47) into Eq. (4.46) leads to

$$W_L = \int_{t_2}^{t_3} L \frac{di_L(t)}{dt} i_L(t) dt = \int_{t_2}^{t_3} (-V_2) i_L(t) dt \quad (4.48)$$

Evaluation of the integral on the left side yields the stored inductor energy at $t = t_3$, or $L i_L^2(t_3)/2$. The right-side integral is evaluated by noting that V_2 is constant and by substitution of Eq. (4.45), yielding $V_2 Q_r$. Hence, the energy stored in the inductor at $t = t_3$ is

$$W_L = \frac{1}{2} L i_L^2(t_3) = V_2 Q_r \quad (4.49)$$

or, the recovered charge multiplied by the source voltage. For $t > t_3$, the ringing of the resonant circuit formed by the inductor and capacitor causes this energy to be circulated back and forth

between the inductor and capacitor. If parasitic loss elements in the circuit cause the ringing amplitude to eventually decay to zero, then the energy becomes lost as heat in the parasitic elements.

So diode stored minority charge can lead to loss in circuits that do not contain an active switching element. Also, ringing waveforms that decay before the end of the switching period indicate the presence of switching loss.

4.6.3 Efficiency vs. Switching Frequency

Suppose next that we add up all of the energies lost due to switching, as discussed above:

$$W_{tot} = W_{on} + W_{off} + W_D + W_C + W_L + \dots \quad (4.50)$$

This is the energy lost in the switching transitions of one switching period. To obtain the average switching power loss, we must multiply by the switching frequency:

$$P_{sw} = W_{tot} f_{sw} \quad (4.51)$$

Other losses in the converter include the conduction losses P_{cond} , modeled and solved as in Chap. 3, and other frequency-independent fixed losses P_{fixed} , such as the power required to operate the control circuit. The total loss is therefore

$$P_{loss} = P_{cond} + P_{fixed} + W_{tot} f_{sw} \quad (4.52)$$

which increases linearly with frequency. At the critical frequency

$$f_{crit} = \frac{P_{cond} + P_{fixed}}{W_{tot}} \quad (4.53)$$

the switching losses are equal to the other converter losses. Below this critical frequency, the total loss is dominated by the conduction and fixed loss, and hence the total loss and converter efficiency are not strong functions of switching frequency. Above the critical frequency, the switching loss dominates the total loss, and the converter efficiency decreases rapidly with increasing switching frequency. Typical dependence of the full-load converter efficiency on switching frequency is plotted in Fig. 4.77, for an arbitrary choice of parameter values. The critical frequency f_{crit} can be taken as a rough upper limit on the switching frequency of a practical converter.

4.7 Summary of Key Points

1. How an SPST ideal switch can be realized using semiconductor devices depends on the polarity of the voltage that the devices must block in the off state, and on the polarity of the current which the devices must conduct in the on state.
2. Single-quadrant SPST switches can be realized using a single transistor or a single diode, depending on the relative polarities of the off-state voltage and on-state current.
3. Two-quadrant SPST switches can be realized using a transistor and diode, connected in series (bidirectional-voltage) or in antiparallel (bidirectional-current). Several four-quadrant schemes are also listed here.




Fig. 4.77 Efficiency vs. switching frequency, based on Eq. (4.52), using arbitrary values for the choice of loss and load power. Switching loss causes the efficiency to decrease rapidly at high frequency

4. A “synchronous rectifier” is a MOSFET connected to conduct reverse current, with gate drive control as necessary. This device can be used where a diode would otherwise be required. If a MOSFET with sufficiently low R_{on} is used, reduced conduction loss is obtained.
5. Majority-carrier devices, including the MOSFET and Schottky diode, exhibit very fast switching times, controlled essentially by the charging of the device capacitances. However, the forward voltage drops of these devices increases quickly with increasing breakdown voltage.
6. Minority-carrier devices, including the BJT, IGBT, and thyristor family, can exhibit high breakdown voltages with relatively low forward voltage drop. However, the switching times of these devices are longer, and are controlled by the times needed to insert or remove stored minority charge.
7. Wide-bandgap semiconductor devices can significantly improve the tradeoff between breakdown voltage, on-resistance, and switching speed. Silicon carbide MOSFETs, SiC Schottky diodes, and GaN HEMTs have realized performance well beyond that achieved with silicon.
8. Energy is lost during switching transitions, owing to a variety of mechanisms. The resulting average power loss, or switching loss, is equal to this energy loss multiplied by the switching frequency. Switching loss imposes an upper limit on the switching frequencies of practical converters.
9. The diode and inductor present a “clamped inductive load” to the transistor. When a transistor drives such a load, it experiences high instantaneous power loss during the switching transitions. An example where this leads to significant switching loss is the IGBT and the “current tail” observed during its turn-off transition.

10. The familiar exponential $i-v$ characteristic of the $p-n$ diode is an equilibrium relationship that does not apply during switching transitions. To turn off the diode, its internal stored minority charge must be removed. During the reverse-recovery process, significant negative current can flow through the diode that induces switching loss in the transistor.
11. The equivalent circuit models of the previous chapter can be extended to model the switching loss caused by diode reverse recovery. Switching waveforms including the switching transitions are averaged, to find expressions for their dc components. These averaged expressions are employed in the construction of equivalent circuits.
12. Other significant sources of switching loss include diode stored charge and energy stored in certain parasitic capacitances and inductances. Parasitic ringing also indicates the presence of switching loss.

PROBLEMS

In Problems 4.1 to 4.6 and 4.10, the input voltage V_g is dc and positive with the polarity shown. Specify how to implement the switches using a minimal number of diodes and transistors, such that the converter operates over the entire range of duty cycles $0 \leq D \leq 1$. The switch states should vary as shown in Fig. 4.78. You may assume that the inductor current ripples and capacitor voltage ripples are small.




Fig. 4.78 Switch control method for Problems 4.1 to 4.6

For each problem, do the following:

- (a) Realize the switches using SPST ideal switches, and explicitly define the voltage and current of each switch.
- (b) Express the on-state current and off-state voltage of each SPST switch in terms of the converter inductor currents, capacitor voltages, and/or input source voltage.
- (c) Solve the converter to determine the inductor currents and capacitor voltages, as in Chap. 2.
- (d) Determine the polarities of the switch on-state currents and off-state voltages. Do the polarities vary with duty cycle?
- (e) State how each switch can be realized using transistors and/or diodes, and whether the realization requires single-quadrant, current-bidirectional two-quadrant, voltage-bidirectional two-quadrant, or four-quadrant switches.

- 4.1** Realize the switches in the converter of Fig. 4.79, following steps (a) to (e) described above.




Fig. 4.79 Converter for Problem 4.1

- 4.2** Realize the switches in the converter of Fig. 4.80, following steps (a) to (e) described above.




Fig. 4.80 Converter for Problem 4.2

- 4.3** Realize the switches in the converter of Fig. 4.81, following steps (a) to (e) described above.






Fig. 4.81 Converter for Problem 4.3


- 4.4** Realize the switches in the converter of Fig. 4.82, following steps (a) to (e) described above.

**Fig. 4.82** Converter for Problem 4.4

4.5 Realize the switches in the converter of Fig. 4.83, following steps (a) to (e) described above.

**Fig. 4.83** Converter for Problem 4.5

4.6 Realize the switches in the converter of Fig. 4.84, following steps (a) to (e) described above.

**Fig. 4.84** Converter for Problem 4.6

- 4.7** The buck-boost converter of Fig. 4.85 is implemented with a MOSFET and a *p-n* diode. The MOSFET can be modeled as ideal, but the diode exhibits a substantial reverse-recovery process, with reverse recovery time t_r and recovered charge Q_r . In addition, the inductor has winding resistance R_L . The converter operates in continuous conduction mode.






Fig. 4.85 Converter for Problem 4.7

Derive an equivalent circuit that models the dc components of the converter waveforms and that accounts for the loss mechanisms described above.

- 4.8** Solve the equivalent circuit model derived in Problem 4.7, to find closed-form expressions for the output voltage and inductor current.
- 4.9** A certain boost converter is implemented with a MOSFET and a *p-n* diode. The MOSFET can be modeled as ideal, but the diode exhibits a substantial reverse-recovery process, with reverse recovery time t_r and recovered charge Q_r . In addition, the inductor has winding resistance R_L .
- Derive an equivalent circuit that models the dc components of the converter waveforms and that accounts for the loss elements described above.
 - Solve your model to find an expression for the output voltage.
 - Plot the output voltage vs. duty cycle over the range $0 \leq D < 1$, for the following values: $R_L = 0.25 \Omega$, $f_s = 150 \text{ kHz}$, $Q_r = 5 \mu\text{coul}$, $t_r = 100 \text{ nsec}$, $R = 60 \Omega$, $V_g = 24 \text{ V}$.
- 4.10** It is desired to convert 60 Hz 120 VAC to 240 VAC, to power a 1 kW AC load. Although a conventional 60 Hz transformer could be used in this application, such a transformer is large and heavy. Instead, it is decided to use a boost converter switching at 100 kHz, as illustrated in Fig. 4.86. Potentially, this converter is small and lightweight. It operates at a constant duty cycle of approximately 0.5, so that $v(t) = 2v_g(t)$. The elements L and C are chosen to filter the switching harmonics and have small switching ripples; however, they have negligible effect on the 60 Hz components of the waveforms. The load is a linear impedance Z . Realize the switches in the converter of Fig. 4.86, following steps (a) to (e) listed above Problem 4.1.
- 4.11** The converter illustrated in Fig. 4.87 is sometimes employed in low-power applications requiring a wide range of conversion ratios. It is desired that all elements operate in the continuous conduction mode (CCM) over the range $0 \leq D < 1$. This mode is defined as follows: each switching period contains two subintervals numbered 1 and 2; in the schematic illustrated in Fig. 4.87, switches labeled “1” conduct during subinterval 1 for time DT_s , and switches labeled “2” conduct during subinterval 2 for time $(1 - D)T_s$.

**Fig. 4.86** Converter for Problem 4.10**Fig. 4.87** Double buck-boost converter of Problem 4.11

- (a) Solve the converter in steady state, to find the dc components of both capacitor voltages and both inductor currents. Your expressions should be functions of V_g , D , and R only. Clearly label the polarity or direction of each of these quantities on your schematic.
 - (b) Show how to realize the switches using BJTs and diodes, so that the converter operates in CCM over the range $0 \leq D < 1$. Document all steps in your derivation.
 - (c) How does your switch realization change if the duty cycle is restricted to the range $0 \leq D < 0.5$? Sketch the circuit and switch realization for this case.
- 4.12** An IGBT and a silicon diode operate in a buck converter, with the IGBT waveforms illustrated in Fig. 4.88. The converter operates with input voltage $V_g = 400$ V, output voltage $V = 200$ V, and load current $I = 10$ A.
- (a) Estimate the total energy lost during the switching transitions. You may graphically estimate the waveforms of Fig. 4.88.
 - (b) The forward voltage drop of the IGBT is 2.5 V, and the diode has forward voltage drop 1.5 V. All other sources of conduction loss and fixed loss can be neglected. Estimate the semiconductor conduction loss.
 - (c) Sketch the converter efficiency over the range of switching frequencies $1 \text{ kHz} \leq f_s \leq 100 \text{ kHz}$, and label numerical values.
- 4.13** Two MOSFETs are employed as current-bidirectional two-quadrant switches in a bidirectional battery charger/discharger based on the dc–dc buck converter, similar to Fig. 4.15.




Fig. 4.88 IGBT voltage and current waveforms, Problem 4.12

This converter interfaces a 16 V battery to a 28 V main power bus. The maximum battery current is 40 A. The MOSFETs have on-resistances of $35\text{ m}\Omega$. Their body diodes have forward voltage drops of 1.0 V, and exhibit recovered charge Q_r of $25\text{ }\mu\text{C}$ and reverse recovery times t_r of 200 ns in the given circuit. You may assume that all diodes in this problem have “snappy” reverse recovery characteristics, and also assume that diode stored charge is the dominant cause of switching loss in this circuit. You may neglect all losses other than the semiconductor conduction losses and the switching loss induced by diode stored charge.

The current-bidirectional two-quadrant switches are realized as in Fig. 4.10a, utilizing the MOSFET body diodes.

- (a) Estimate the switching energy loss, conduction loss, and converter efficiency, when the battery is being charged at the maximum rate. The switching frequency is 100 kHz. External diodes are now added as illustrated in Fig. 4.10b. These diodes have forward voltage drops of 1.0 V, and exhibit recovered charge Q_r of $5\text{ }\mu\text{C}$ and reverse recovery times t_r of 40 ns in the given circuit.
- (b) Repeat the analysis of Part (a), for this case.
- (c) Over what range of switching frequencies does the addition of the external diodes improve the converter efficiency?

- 4.14** A switching converter operates with a switching frequency of 100 kHz. The converter waveforms exhibit damped sinusoidal ringing, initiated by the transistor turn-off transition, which decays slowly but eventually reaches zero before the end of the switching period. This ringing occurs in a series resonant circuit formed by parasitic inductances and capacitances in the circuit. The frequency of the ringing is 5 MHz. During the first period of sinusoidal ringing, the ac inductor current reaches a peak magnitude of 0.5 A, and the ac capacitor voltage reaches a peak magnitude of 200 V. Determine the following quantities:

- (a) the value of the total parasitic inductance,
- (b) the value of the total parasitic capacitance,
- (c) the energy lost per switching period, associated with this ringing, and
- (d) the switching loss associated with this ringing.
- (e) Derive a general expression for the switching loss, as a function of the switching frequency, ringing frequency, and the ringing voltage and current peak magnitudes during the first period of ringing.



The Discontinuous Conduction Mode

When the ideal switches of a dc–dc converter are implemented using current-unidirectional and/or voltage-unidirectional semiconductor switches, one or more new modes of operation known as *discontinuous conduction modes* (DCM) can occur. The discontinuous conduction mode arises when the switching ripple in an inductor current or capacitor voltage is large enough to cause the polarity of the applied switch current or voltage to reverse, such that the current- or voltage-unidirectional assumptions made in realizing the switch with semiconductor devices are violated. The DCM is commonly observed in dc–dc converters and rectifiers, and can also sometimes occur in inverters or in other converters containing two-quadrant switches.

The discontinuous conduction mode typically occurs with large inductor current ripple in a converter operating at light load and containing current-unidirectional switches. Since it is usually required that converters operate with their loads removed, DCM is frequently encountered. Indeed, some converters are purposely designed to operate in DCM for all loads.

The properties of converters change radically in the discontinuous conduction mode. The conversion ratio M becomes load-dependent, and the output impedance is increased. Control of the output may be lost when the load is removed. We will see in a later chapter that the converter dynamics are also significantly altered.


In this chapter, the origins of the discontinuous conduction mode are explained, and the mode boundary is derived. Techniques for solution of the converter waveforms and output voltage are also described. The principles of inductor volt-second balance and capacitor charge balance must always be true in steady state, regardless of the operating mode. However, application of the small-ripple approximation requires some care, since the inductor current ripple (or one of the inductor current or capacitor voltage ripples) is not small.

Buck and boost converters are solved as examples. Characteristics of the basic buck, boost, and buck-boost converters are summarized in tabular form.

5.1 Origin of the Discontinuous Conduction Mode, and Mode Boundary

Let us consider how the inductor and switch current waveforms change as the load power is reduced. Let us use the buck converter (Fig. 5.1) as a simple example. The inductor current $i_L(t)$ and diode current $i_D(t)$ waveforms are sketched in Fig. 5.2 for the continuous conduction

Fig. 5.1 Buck converter example



mode. As described in Chap. 2, the inductor current waveform contains a dc component I , plus switching ripple of peak amplitude Δi_L . During the second subinterval, the diode current is identical to the inductor current. The minimum diode current during the second subinterval is equal to $(I - \Delta i_L)$; since the diode is a single-quadrant switch, operation in the continuous conduction mode requires that this current remain positive. As shown in Chap. 2, the inductor current dc component I is equal to the load current:

$$I = \frac{V}{R} \quad (5.1)$$




Fig. 5.2 Buck converter waveforms in the continuous conduction mode: (a) inductor current $i_L(t)$, (b) diode current $i_D(t)$

since no dc current flows through capacitor C . It can be seen that I depends on the load resistance R . The switching ripple peak amplitude is




Fig. 5.3 Buck converter waveforms at the boundary between the continuous and discontinuous conduction modes: (a) inductor current $i_L(t)$, (b) diode current $i_D(t)$

$$\Delta i_L = \frac{(V_g - V)}{2L} DT_s = \frac{V_g DD' T_s}{2L} \quad (5.2)$$

The ripple magnitude depends on the applied voltage ($V_g - V$), on the inductance L , and on the transistor conduction time DT_s . But it does not depend on the load resistance R . The inductor current ripple magnitude varies with the applied voltages rather than the applied currents.

Suppose now that the load resistance R is increased, so that the dc load current is decreased. The dc component of inductor current I will then decrease, but the ripple magnitude Δi_L will remain unchanged. If we continue to increase R , eventually the point is reached where $I = \Delta i_L$, illustrated in Fig. 5.3. It can be seen that the inductor current $i_L(t)$ and the diode current $i_D(t)$ are both zero at the end of the switching period. Yet the load current is positive and nonzero.

What happens if we continue to increase the load resistance R ? The diode current cannot be negative; therefore, the diode must become reverse-biased before the end of the switching period. As illustrated in Fig. 5.4, there are now three subintervals during each switching period T_s . During the first subinterval of length $D_1 T_s$ the transistor conducts, and the diode conducts during the second subinterval of length $D_2 T_s$. At the end of the second subinterval the diode current reaches zero, and for the remainder of the switching period neither the transistor nor the diode conduct. The converter operates in the discontinuous conduction mode.

Figure 5.3 suggests a way to find the boundary between the continuous and discontinuous conduction modes. It can be seen that, for this buck converter example, the diode current is positive over the entire interval $DT_s < t < T_s$ provided that $I > \Delta i_L$. Hence, the conditions for operation in the continuous and discontinuous conduction modes are




Fig. 5.4 Buck converter waveforms in the discontinuous conduction mode: (a) inductor current $i_L(t)$, (b) diode current $i_D(t)$

$$I > \Delta i_L \text{ for CCM} \quad (5.3)$$

$$I < \Delta i_L \text{ for DCM}$$

where I and Δi_L are found assuming that the converter operates in the continuous conduction mode. Insertion of Eqs. (5.1) and (5.2) into Eq. (5.3) yields the following condition for operation in the discontinuous conduction mode:

$$\frac{DV_g}{R} < \frac{DD'T_sV_g}{2L} \quad (5.4)$$

Simplification leads to

$$\frac{2L}{RT_s} < D' \quad (5.5)$$


This can also be expressed

$$K < K_{crit}(D) \text{ for DCM} \quad (5.6)$$

where

$$K = \frac{2L}{RT_s} \quad \text{and} \quad K_{crit}(D) = D'$$

Fig. 5.5 Buck converter $K_{crit}(D)$ vs. D . The converter operates in CCM when $K > K_{crit}$, and in DCM when $K < K_{crit}$



The dimensionless parameter K is a measure of the tendency of a converter to operate in the discontinuous conduction mode. Large values of K lead to continuous mode operation, while small values lead to the discontinuous mode for some values of duty cycle. The critical value of K at the boundary between modes, $K_{crit}(D)$, is a function of duty cycle, and is equal to D' for the buck converter.

The critical value $K_{crit}(D)$ is plotted vs. duty cycle D in Fig. 5.5. An arbitrary choice of K is also illustrated. For the values shown, it can be seen that the converter operates in DCM at low duty cycle, and in CCM at high duty cycle. Figure 5.6 illustrates what happens with heavier loading. The load resistance R is reduced in value, such that K is larger. If K is greater than one, then the converter operates in the continuous conduction mode for all duty cycles.

It is natural to express the mode boundary in terms of the load resistance R , rather than the dimensionless parameter K . Equation (5.6) can be rearranged to directly expose the dependence of the mode boundary on the load resistance:


$$\begin{aligned} R &< R_{crit}(D) \text{ for CCM} \\ R &> R_{crit}(D) \text{ for DCM} \end{aligned} \quad (5.7)$$

where

$$R_{crit}(D) = \frac{2L}{D'T_s}$$

So the converter enters the discontinuous conduction mode when the load resistance R exceeds the critical value R_{crit} . This critical value depends on the inductance, the switching period, and the duty cycle. Note that, since $D' \leq 1$, the minimum value of R_{crit} is $2L/T_s$. Therefore, if $R < 2L/T_s$, then the converter will operate in the continuous conduction mode for all duty cycles.

Fig. 5.6 Comparison of K with $K_{crit}(D)$, for a larger value of K . Since $K > 1$, the converter operates in CCM for all D



These results can be applied to loads that are not pure linear resistors. An effective load resistance R is defined as the ratio of the dc output voltage to the dc load current: $R = V/I$. This effective load resistance is then used in the above equations.

Table 5.1 CCM-DCM mode boundaries for the buck, boost, and buck-boost converters

| Converter | $K_{crit}(D)$ | $\max_{0 \leq D \leq 1} (K_{crit})$ | $R_{crit}(D)$ | $\min_{0 \leq D \leq 1} (R_{crit})$ |
|------------|---------------|-------------------------------------|-----------------------------|-------------------------------------|
| Buck | $(1 - D)$ | 1 | $\frac{2L}{(1 - D)T_s}$ | $\frac{2}{T_s} \frac{L}{R}$ |
| Boost | $D(1 - D)^2$ | $\frac{4}{27}$ | $\frac{2L}{D(1 - D)^2 T_s}$ | $\frac{27}{2} \frac{L}{T_s}$ |
| Buck-boost | $(1 - D)^2$ | 1 | $\frac{2L}{(1 - D)^2 T_s}$ | $\frac{2}{T_s} \frac{L}{R}$ |

A similar mode boundary analysis can be performed for other converters. The boost converter is analyzed in Sect. 5.3, while analysis of the buck-boost converter is left as a homework problem. The results are listed in Table 5.1, for the three basic dc-dc converters. In each case, the dimensionless parameter K is defined as $K = 2L/RT_s$, and the mode boundary is given by

$$\begin{aligned} K > K_{crit}(D) \quad &\text{or} \quad R < R_{crit}(D) \text{ for CCM} \\ K < K_{crit}(D) \quad &\text{or} \quad R > R_{crit}(D) \text{ for DCM} \end{aligned} \quad (5.8)$$

5.2 Analysis of the Conversion Ratio $M(D, K)$

With a few modifications, the same techniques and approximations developed in Chap. 2 for the steady-state analysis of the continuous conduction mode may be applied to the discontinuous conduction mode.

- (a) *Inductor volt-second balance.* The dc component of the voltage applied to an inductor must be zero:

$$\langle v_L \rangle = \frac{1}{T_s} \int_0^{T_s} v_L(t) dt = 0 \quad (5.9)$$

- (b) *Capacitor charge balance.* The dc component of current applied to a capacitor must be zero:

$$\langle i_C \rangle = \frac{1}{T_s} \int_0^{T_s} i_C(t) dt = 0 \quad (5.10)$$

These principles must be true for any circuit that operates in steady state, regardless of the operating mode.

- (c) *The linear-ripple approximation.* Care must be used when employing the linear-ripple approximation in the discontinuous conduction mode.

- (i) *Output capacitor voltage ripple.* Regardless of the operating mode, it is required that the output voltage ripple be small. Hence, for a well-designed converter operating in the discontinuous conduction mode, the peak output voltage ripple Δv should be much smaller in magnitude than the output voltage dc component V . So the linear-ripple approximation applies to the output voltage waveform:

$$v(t) \approx V \quad (5.11)$$

- (ii) *Inductor current ripple.* By definition, the inductor current ripple is not small in the discontinuous conduction mode. Indeed, Eq. (5.3) states that the inductor current ripple Δi_L is greater in magnitude than the dc component I . So neglecting the inductor current ripple leads to inaccurate results. In other converters, several inductor currents, or a capacitor voltage, may contain large switching ripple which should not be neglected.

The equations necessary for solution of the voltage conversion ratio can be obtained by invoking volt-second balance for each inductor voltage, and charge balance for each capacitor current, in the network. The switching ripple is ignored in the output capacitor voltage, but the inductor current switching ripple must be accounted for in this buck converter example.

Let us analyze the conversion ratio $M = V/V_g$ of the buck converter of Eq. (5.1). When the transistor conducts, for $0 < t < D_1 T_s$, the converter circuit reduces to the network of Fig. 5.7a. The inductor voltage and capacitor current are given by

$$\begin{aligned} v_L(t) &= V_g - v(t) \\ i_C(t) &= i_L(t) - \frac{v(t)}{R} \end{aligned} \quad (5.12)$$

By making the linear-ripple approximation, to ignore the output capacitor voltage ripple, one obtains

$$\begin{aligned} v_L(t) &\approx V_g - V \\ i_C(t) &\approx i_L(t) - \frac{V}{R} \end{aligned} \quad (5.13)$$

Note that the inductor current ripple has not been ignored.

The diode conducts during subinterval 2, $D_1 T_s < t < (D_1 + D_2) T_s$. The circuit then reduces to Fig. 5.7b. The inductor voltage and capacitor current are given by

$$\begin{aligned} v_L(t) &= -v(t) \\ i_C(t) &= i_L(t) - \frac{v(t)}{R} \end{aligned} \quad (5.14)$$

By neglecting the ripple in the output capacitor voltage, one obtains

$$\begin{aligned} v_L(t) &\approx -V \\ i_C(t) &\approx i_L(t) - \frac{V}{R} \end{aligned} \quad (5.15)$$

The diode becomes reverse-biased at time $t = (D_1 + D_2) T_s$. The circuit is then as shown in Fig. 5.7c, with both transistor and diode in the off state. The inductor voltage and inductor




Fig. 5.7 Buck converter circuits for operation in the discontinuous conduction mode: (a) during subinterval 1, (b) during subinterval 2, (c) during subinterval 3

current are both zero for the remainder of the switching period $(D_1 + D_2)T_s < t < T_s$. The network equations for the third subinterval are given by

$$\begin{aligned} v_L &= 0, \quad i_L = 0 \\ i_C(t) &= i_L(t) - \frac{v(t)}{R} \end{aligned} \quad (5.16)$$

Note that the inductor current is constant and equal to zero during the third subinterval, and therefore the inductor voltage must also be zero in accordance with the relationship $v_L(t) = L di_L(t)/dt$. In practice, parasitic ringing is observed during this subinterval. This ringing occurs owing to the resonant circuit formed by the inductor and the semiconductor device capacitances, and typically has little influence on the converter steady-state properties. Again ignoring the output capacitor voltage ripple, one obtains

$$\begin{aligned} v_L(t) &= 0 \\ i_C(t) &= -\frac{V}{R} \end{aligned} \quad (5.17)$$

Equations (5.13), (5.15), and (5.17) can now be used to plot the inductor voltage waveform as in Fig. 5.8. According to the principle of inductor volt-second balance, the dc component of this waveform must be zero. Since the waveform is rectangular, its dc component (or average value)




Fig. 5.8 Inductor voltage waveform $v_L(t)$, buck converter operating in discontinuous conduction mode

is easily evaluated:

$$\langle v_L(t) \rangle = D_1(V_g - V) + D_2(-V) + D_3(0) = 0 \quad (5.18)$$

Solution for the output voltage yields

$$V = V_g \frac{D_1}{D_1 + D_2} \quad (5.19)$$

The transistor duty cycle D (which coincides with the subinterval 1 duty cycle D_1) is the control input to the converter, and can be considered known. But the subinterval 2 duty cycle D_2 is unknown, and hence another equation is needed to eliminate D_2 and solve for the output voltage V .

The second equation is obtained by use of capacitor charge balance. The connection of the capacitor to its adjacent components is detailed in Fig. 5.9. The node equation of this network is

$$i_L(t) = i_C(t) + \frac{v(t)}{R} \quad (5.20)$$

By capacitor charge balance, the dc component of capacitor current must be zero:

$$\langle i_C \rangle = 0 \quad (5.21)$$

Therefore, the dc load current must be supplied entirely by the other elements connected to the node. In particular, for the case of the buck converter, the dc component of inductor current must be equal to the dc load current:

$$\langle i_L \rangle = \frac{V}{R} \quad (5.22)$$

So we need to compute the dc component of the inductor current.

Since the inductor current ripple is not small, determination of the inductor current dc component requires that we examine the current waveform in detail. The inductor current waveform is sketched in Fig. 5.10. The current begins the switching period at zero, and increases during




Fig. 5.9 Connection of the output capacitor to adjacent components in the buck converter




Fig. 5.10 Inductor current waveform $i_L(t)$, buck converter operating in discontinuous conduction mode

the first subinterval with a constant slope, given by the applied voltage divided by the inductance. The peak inductor current i_{pk} is equal to the constant slope, multiplied by the length of the first subinterval:

$$i_L(D_1T_s) = i_{pk} = \frac{V_g - V}{L} D_1 T_s \quad (5.23)$$

The dc component of the inductor current is again the average value:

$$\langle i_L \rangle = \frac{1}{T_s} \int_0^{T_s} i_L(t) dt \quad (5.24)$$

The integral, or area under the $i_L(t)$ curve, is the area of the triangle having height i_{pk} and base dimension $(D_1 + D_2)T_s$. Use of the triangle area formula yields

$$\int_0^{T_s} i_L(t) dt = \frac{1}{2} i_{pk} (D_1 + D_2) T_s \quad (5.25)$$

Substitution of Eqs. (5.23) and (5.25) into Eq. (5.24) leads to

$$\langle i_L \rangle = (V_g - V) \left(\frac{D_1 T_s}{2L} \right) (D_1 + D_2) \quad (5.26)$$

Finally, by equating this result to the dc load current, according to Eq. (5.22), we obtain

$$\frac{V}{R} = \frac{D_1 T_s}{2L} (D_1 + D_2) (V_g - V) \quad (5.27)$$

Thus, we have two unknowns, V and D_2 , and we have two equations. The first equation, Eq. (5.19), was obtained by inductor volt-second balance, while the second equation, Eq. (5.27), was obtained using capacitor charge balance. Elimination of D_2 from the two equations, and solution for the voltage conversion ratio $M(D_1, K) = V/V_g$, yields

$$\frac{V}{V_g} = \frac{2}{1 + \sqrt{1 + \frac{4K}{D_1^2}}} \quad (5.28)$$

where $K = 2L/RT_s$
valid for $K < K_{crit}$




Fig. 5.11 Voltage conversion ratio $M(D, K)$, buck converter

This is the solution of the buck converter operating in discontinuous conduction mode.

The complete buck converter characteristics, including both continuous and discontinuous conduction modes, are therefore


$$M = \begin{cases} D & \text{for } K > K_{crit} \\ \frac{2}{1 + \sqrt{1 + \frac{4K}{D^2}}} & \text{for } K < K_{crit} \end{cases} \quad (5.29)$$

where the transistor duty cycle D is identical to the subinterval 1 duty cycle D_1 of the above derivation. These characteristics are plotted in Fig. 5.11, for several values of K . It can be seen that the effect of the discontinuous conduction mode is to cause the output voltage to increase. As K tends to zero (the unloaded case), M tends to unity for all nonzero D . The characteristics are continuous, and Eq. (5.28) intersects the CCM characteristic $M = D$ at the mode boundary.

5.3 Boost Converter Example

As a second example, consider the boost converter of Fig. 5.12. Let us determine the boundary between modes, and solve for the conversion ratio in the discontinuous conduction mode. Behavior of the boost converter operating in the continuous conduction mode was analyzed previously, in Sect. 2.3, and expressions for the inductor current dc component I and ripple peak magnitude Δi_L were found.

When the diode conducts, its current is identical to the inductor current $i_L(t)$. As can be seen from Fig. 2.18, the minimum value of the inductor current during the diode conduction subinterval $DT_s < t < T_s$ is $(I - \Delta i_L)$. If this minimum current is positive, then the diode is

**Fig. 5.12** Boost converter example

forward-biased for the entire subinterval $DT_s < t < T_s$, and the converter operates in the continuous conduction mode. So the conditions for operation of the boost converter in the continuous and discontinuous conduction modes are

$$\begin{aligned} I &> \Delta i_L \text{ for CCM} \\ I &< \Delta i_L \text{ for DCM} \end{aligned} \quad (5.30)$$

which is identical to the results for the buck converter. Substitution of the CCM solutions for I and Δi_L , Eqs. (2.39) and (2.43), yields

$$\frac{V_g}{D'^2 R} > \frac{DT_s V_g}{2L} \quad \text{for CCM} \quad (5.31)$$

This equation can be rearranged to obtain

$$\frac{2L}{RT_s} > DD'^2 \quad \text{for CCM} \quad (5.32)$$

which is in the standard form

$$\begin{aligned} K &> K_{crit}(D) \text{ for CCM} \\ K &< K_{crit}(D) \text{ for DCM} \end{aligned} \quad (5.33)$$

where

$$K = \frac{2L}{RT_s} \text{ and } K_{crit}(D) = DD'^2$$

The conditions for operation in the continuous or discontinuous conduction modes are of similar form to those for the buck converter; however, the critical value $K_{crit}(D)$ is a different function of the duty cycle D . The dependence of $K_{crit}(D)$ on the duty cycle D is plotted in Fig. 5.13. $K_{crit}(D)$ is zero at $D = 0$ and at $D = 1$, and has a maximum value of $4/27$ at $D = 1/3$. Hence, if K is greater than $4/27$, then the converter operates in the continuous conduction mode for all D . Figure 5.14 illustrates what happens when K is less than $4/27$. The converter then operates in the discontinuous conduction mode for some intermediate range of values of D near $D = 1/3$. But the converter operates in the continuous conduction mode near $D = 0$ and $D = 1$. Unlike the buck converter, the boost converter must operate in the continuous conduction mode near $D = 0$ because the ripple magnitude approaches zero while the dc component I does not.




Fig. 5.13 Boost converter $K_{crit}(D)$ vs. D




Fig. 5.14 Comparison of K with $K_{crit}(D)$

Next, let us analyze the conversion ratio $M = V/V_g$ of the boost converter. When the transistor conducts, for the subinterval $0 < t < D_1 T_s$, the converter circuit reduces to the circuit of Fig. 5.15a. The inductor voltage and capacitor current are given by

$$\begin{aligned} v_L(t) &= V_g & (5.34) \\ i_C(t) &= -\frac{v(t)}{R} \end{aligned}$$




Fig. 5.15 Boost converter circuits for operation in the discontinuous conduction mode: (a) during subinterval 1, $0 < t < D_1 T_s$, (b) during subinterval 2, $D_1 T_s < t < (D_1 + D_2) T_s$, (c) during subinterval 3, $(D_1 + D_2) T_s < t < T_s$

Use of the linear-ripple approximation, to ignore the output capacitor voltage ripple, leads to

$$\begin{aligned} v_L(t) &\approx V_g \\ i_C(t) &\approx -\frac{V}{R} \end{aligned} \quad (5.35)$$

During the second subinterval $D_1 T_s < t < (D_1 + D_2) T_s$, the diode conducts. The circuit then reduces to Fig. 5.15b. The inductor voltage and capacitor current are given by

$$\begin{aligned} v_L(t) &= V_g - v(t) \\ i_C(t) &= i(t) - \frac{v(t)}{R} \end{aligned} \quad (5.36)$$

Neglect of the output capacitor voltage ripple yields

$$\begin{aligned} v_L(t) &\approx V_g - V \\ i_C(t) &\approx i(t) - \frac{V}{R} \end{aligned} \quad (5.37)$$

The inductor current ripple has not been neglected.

During the third subinterval, $(D_1 + D_2)T_s < t < T_s$, both transistor and diode are in the off state, and Fig. 5.15c is obtained. The network equations are

$$\begin{aligned} v_L &= 0, \quad i = 0 \\ i_C(t) &= -\frac{v(t)}{R} \end{aligned} \quad (5.38)$$

Use of the small-ripple approximation yields

$$\begin{aligned} v_L(t) &= 0 \\ i_C(t) &= -\frac{V}{R} \end{aligned} \quad (5.39)$$

Equations (5.35), (5.37), and (5.39) are now used to sketch the inductor voltage waveform as in Fig. 5.16. By volt-second balance, this waveform must have zero dc component when the converter operates in steady state. By equating the average value of this $v_L(t)$ waveform to zero, one obtains

$$D_1 V_g + D_2(V_g - V) + D_3(0) = 0 \quad (5.40)$$

Solution for the output voltage V yields

$$V = \frac{D_1 + D_2}{D_2} V_g \quad (5.41)$$

The diode duty cycle D_2 is again an unknown, and so a second equation is needed for elimination of D_2 before the output voltage V can be found.

We can again use capacitor charge balance to obtain the second equation. The connection of the output capacitor to its adjacent components is detailed in Fig. 5.17. Unlike the buck converter, the diode in the boost converter is connected to the output node. The node equation of Fig. 5.17 is

$$i_D(t) = i_C(t) + \frac{v(t)}{R} \quad (5.42)$$




Fig. 5.16 Inductor voltage waveform $v_L(t)$, boost converter operating in discontinuous conduction mode




Fig. 5.17 Connection of the output capacitor to adjacent components in the boost converter

where $i_D(t)$ is the diode current. By capacitor charge balance, the capacitor current $i_C(t)$ must have zero dc component in steady state. Therefore, the diode current dc component $\langle i_D \rangle$ must be equal to the dc component of the load current:

$$\langle i_D \rangle = \frac{V}{R} \quad (5.43)$$

So we need to sketch the diode current waveform, and find its dc component.

The waveforms of the inductor current $i(t)$ and diode current $i_D(t)$ are illustrated in Fig. 5.18. The inductor current begins at zero, and rises to a peak value i_{pk} during the first subinterval. This peak value i_{pk} is equal to the slope V_g/L , multiplied by the length of the first subinterval, $D_1 T_s$:

$$i_{pk} = \frac{V_g}{L} D_1 T_s \quad (5.44)$$

The diode conducts during the second subinterval, and the inductor current then decreases to zero, where it remains during the third subinterval. The diode current $i_D(t)$ is identical to the inductor current $i(t)$ during the second subinterval. During the first and third subintervals, the diode is reverse-biased and hence $i_D(t)$ is zero.

The dc component of the diode current, $\langle i_D \rangle$, is

$$\langle i_D \rangle = \frac{1}{T_s} \int_0^{T_s} i_D(t) dt \quad (5.45)$$




Fig. 5.18 Boost converter waveforms in the discontinuous conduction mode: (a) inductor current $i(t)$, (b) diode current $i_D(t)$

The integral is the area under the $i_D(t)$ waveform. As illustrated in Fig. 5.18b, this area is the area of the triangle having peak value i_{pk} and base dimension $D_2 T_s$:

$$\int_0^{T_s} i_D(t) dt = \frac{1}{2} i_{pk} D_2 T_s \quad (5.46)$$

Substitution of Eqs. (5.44) and (5.46) into Eq. (5.45) leads to the following expression for the dc component of the diode current:

$$\langle i_D \rangle = \frac{1}{T_s} \left(\frac{1}{2} i_{pk} D_2 T_s \right) = \frac{V_g D_1 D_2 T_s}{2L} \quad (5.47)$$

By equating this expression to the dc load current as in Eq. (5.43), one obtains the final result

$$\frac{V_g D_1 D_2 T_s}{2L} = \frac{V}{R} \quad (5.48)$$

So now we have two unknowns, V and D_2 . We have two equations: Eq. (5.41) obtained via inductor volt-second balance, and Eq. (5.48) obtained using capacitor charge balance. Let us now eliminate D_2 from this system of equations, and solve for the output voltage V . Solution of Eq. (5.41) for D_2 yields

$$D_2 = D_1 \frac{V_g}{V - V_g} \quad (5.49)$$

By inserting this result into Eq. (5.48), and rearranging terms, one obtains the following quadratic equation:

$$V^2 - VV_g - \frac{V_g^2 D_1^2}{K} = 0 \quad (5.50)$$

Use of the quadratic formula yields

$$\frac{V}{V_g} = \frac{1 \pm \sqrt{1 + \frac{4D_1^2}{K}}}{2} \quad (5.51)$$

The quadratic equation has two roots: one of the roots of Eq. (5.51) is positive, while the other is negative. We already know that the output voltage of the boost converter should be positive, and indeed, from Eq. (5.41), it can be seen that V/V_g must be positive since the duty cycles D_1 and D_2 are positive. So we should select the positive root:

$$\frac{V}{V_g} = M(D_1, K) = \frac{1 + \sqrt{1 + \frac{4D_1^2}{K}}}{2} \quad (5.52)$$

where $K = 2L/RT_s$

valid for $K < K_{crit}(D)$

This is the solution of the boost converter operating in the discontinuous conduction mode.




Fig. 5.19 Voltage conversion ratio $M(D, K)$ of the boost converter, including both continuous and discontinuous conduction modes

The complete boost converter characteristics, including both continuous and discontinuous conduction modes, are

$$M = \begin{cases} \frac{1}{1-D} & \text{for } K > K_{crit} \\ \frac{1 + \sqrt{1 + \frac{4D^2}{K}}}{2} & \text{for } K < K_{crit} \end{cases} \quad (5.53)$$

These characteristics are plotted in Fig. 5.19, for several values of K . As in the buck converter, the effect of the discontinuous conduction mode is to cause the output voltage to increase. The DCM portions of the characteristics are nearly linear, and can be approximated as

$$M \approx \frac{1}{2} + \frac{D}{\sqrt{K}} \quad (5.54)$$

5.4 Summary of Results and Key Points

The characteristics of the basic buck, boost, and buck-boost are summarized in Table 5.2. Expressions for $K_{crit}(D)$, as well as for the solutions of the dc conversion ratios in CCM and DCM, and for the DCM diode conduction duty cycle D_2 , are given.

The dc conversion ratios of the DCM buck, boost, and buck-boost converters are compared in Fig. 5.20. The buck-boost characteristic is a line with slope $1/\sqrt{K}$. The characteristics of the buck and the boost converters are both asymptotic to this line, as well as to the line $M = 1$. Hence, when operated deeply into the discontinuous conduction mode, the boost converter characteristic becomes nearly linear with slope $1/\sqrt{K}$, especially at high duty cycle. Likewise, the buck converter characteristic becomes nearly linear with the same slope, when operated deeply into discontinuous conduction mode at low duty cycle.

Table 5.2 Summary of CCM-DCM characteristics for the buck, boost, and buck-boost converters

| Converter | $K_{crit}(D)$ | DCM $M(D, K)$ | DCM $D_2(D, K)$ | CCM $M(D)$ |
|------------|---------------|-----------------------------------|----------------------|--------------------|
| Buck | $(1 - D)$ | $\frac{2}{1 + \sqrt{1 + 4K/D^2}}$ | $\frac{K}{D}M(D, K)$ | D |
| Boost | $D(1 - D)^2$ | $\frac{1 + \sqrt{1 + 4D^2/K}}{2}$ | $\frac{K}{D}M(D, K)$ | $\frac{1}{1 - D}$ |
| Buck-boost | $(1 - D)^2$ | $-\frac{D}{\sqrt{K}}$ | \sqrt{K} | $-\frac{D}{1 - D}$ |

with $K = 2L/RT_s$. DCM occurs for $K < K_{crit}$.




Fig. 5.20 Comparison of the dc conversion ratios of the buck-boost, buck, and boost converters operated in the discontinuous conduction mode

The following are the key points of this chapter:

1. The discontinuous conduction mode occurs in converters containing current- or voltage-unidirectional switches, when the inductor current or capacitor voltage ripple is large enough to cause the switch current or voltage to reverse polarity.
2. Conditions for operation in the discontinuous conduction mode can be found by determining when the inductor current or capacitor voltage ripples and dc components cause the switch on state current or off state voltage to reverse polarity.
3. The dc conversion ratio M of converters operating in the discontinuous conduction mode can be found by application of the principles of inductor volt-second and capacitor charge balance.
4. Extra care is required when applying the small-ripple approximation. Some waveforms, such as the output voltage, should have small ripple which can be neglected. Other waveforms, such as one or more inductor currents, may have large ripple that cannot be ignored.

5. The characteristics of a converter changes significantly when the converter enters DCM. The output voltage becomes load-dependent, resulting in an increase in the converter output impedance.

PROBLEMS

- 5.1** The elements of the buck-boost converter of Fig. 5.21 are ideal: all losses may be ignored. Your results for parts (a) and (b) should agree with Table 5.2.




Fig. 5.21 Buck-boost converter of Problems 5.1, 5.2, and 5.16

- (a) Show that the converter operates in discontinuous conduction mode when $K < K_{crit}$, and derive expressions for K and K_{crit} .
- (b) Derive an expression for the dc conversion ratio V/V_g of the buck-boost converter operating in discontinuous conduction mode.
- (c) For $K = 0.1$, plot V/V_g over the entire range $0 \leq D \leq 1$.
- (d) Sketch the inductor voltage and current waveforms for $K = 0.1$ and $D = 0.3$. Label salient features.
- (e) What happens to V at no load ($R \rightarrow \infty$)? Explain why, physically.
- 5.2** For this problem, the buck-boost converter of Fig. 5.21 employs a diode having forward voltage drop V_D . All other elements should be modeled as ideal. Express your results in terms of the transistor duty cycle D , the input voltage V_g , the diode forward voltage drop V_D , and the dimensionless parameter $K = 2L/RT_s$ where T_s is the switching period.
- (a) Derive an expression for the conditions under which this converter operates in the discontinuous conduction mode. Express your result in the form $K < K_{crit}$, and give an expression for K_{crit} .
- (b) Derive an equation for the steady-state output voltage V . Manipulate your equation into the form
- $$V = f(D, K, V_g, V_D)$$
- 5.3** A certain buck converter contains a synchronous rectifier, as described in Sect. 4.1.5.
- (a) Does this converter operate in the discontinuous conduction mode at light load? Explain.
- (b) The load resistance is disconnected ($R \rightarrow \infty$), and the converter is operated with duty cycle 0.5. Sketch the inductor current waveform.

- 5.4** An unregulated dc input voltage V_g varies over the range $35 \text{ V} \leq V_g \leq 70 \text{ V}$. A buck converter reduces this voltage to 28 V; a feedback loop varies the duty cycle as necessary such that the converter output voltage is always equal to 28 V. The load power varies over the range $10 \text{ W} \leq P_{load} \leq 1000 \text{ W}$. The element values are

$$L = 22 \mu\text{H} \quad C = 470 \mu\text{F} \quad f_s = 75 \text{ kHz}$$

Losses may be ignored.

- Over what range of V_g and load current does the converter operate in CCM?
- Determine the maximum and minimum values of the steady-state transistor duty cycle.

- 5.5** The transistors in the converter of Fig. 5.22 are driven by the same gate drive signal, so that they turn on and off in synchronism with duty cycle D .




Fig. 5.22 Watkins-Johnson converter of Problem 5.5

- Determine the conditions under which this converter operates in the discontinuous conduction mode, as a function of the steady-state duty ratio D and the dimensionless parameter $K = 2L/RT_s$.
- What happens to your answer to Part (a) for $D < 0.5$?
- Derive an expression for the dc conversion ratio $M(D, K)$. Sketch M vs. D for $K = 10$ and for $K = 0.1$, over the range $0 \leq D \leq 1$.

- 5.6** In the buck converter illustrated in Fig. 5.23, the diode has forward voltage drop V_F . You may model this voltage as being independent of current. All other elements should be modeled as ideal. In this problem, you will show how this diode drop changes the equations of the discontinuous conduction mode.




Fig. 5.23 Buck converter of Problem 5.6

- Derive the conditions under which the converter operates in the discontinuous conduction mode. Express your result in terms of the quantities $K = 2L/RT_s$ and K_{crit} . Note that K_{crit} may now depend not only on D , but also on other element values.

- (b) Derive closed-form analytical expressions for the conversion ratio $M = V/V_g$ for both continuous and discontinuous conduction modes.
 (c) The element values are

$$\begin{aligned}V_D &= 0.5 \text{ V} & f_s &= 250 \text{ kHz} \\V_g &= 5 \text{ V} & R &= 4 \Omega \\L_1 &= 2.2 \mu\text{H}\end{aligned}$$

C is large. Plot the conversion ratio $M = V/V_g$ for the entire range $0 \leq D \leq 1$.

- (d) What happens near $D = 0$? Does the converter operate in CCM or DCM? Compare with your result from part (a).

5.7 DCM mode boundary analysis of the Ćuk converter of Fig. 5.24. The capacitor voltage ripples are small.




Fig. 5.24 Ćuk converter, Problems 5.7, 5.8, 5.14, and 5.15

- (a) Sketch the diode current waveform for CCM operation. Find its peak value, in terms of the ripple magnitudes Δi_{L1} , Δi_{L2} , and the dc components I_1 and I_2 , of the two inductor currents $i_{L1}(t)$ and $i_{L2}(t)$, respectively.
 (b) Derive an expression for the conditions under which the Ćuk converter operates in the discontinuous conduction mode. Express your result in the form $K < K_{crit}(D)$, and give formulas for K and $K_{crit}(D)$.

5.8 DCM conversion ratio analysis of the Ćuk converter of Fig. 5.24.

- (a) Suppose that the converter operates at the boundary between CCM and DCM, with the following element and parameter values:

$$\begin{aligned}D &= 0.4 & f_s &= 100 \text{ kHz} \\V_g &= 120 \text{ V} & R &= 10 \Omega \\L_1 &= 54 \mu\text{H} & L_2 &= 27 \mu\text{H} \\C_1 &= 47 \mu\text{F} & C_2 &= 100 \mu\text{F}\end{aligned}$$

Sketch the diode current waveform $i_D(t)$, and the inductor current waveforms $i_1(t)$ and $i_2(t)$. Label the magnitudes of the ripples and dc components of these waveforms.

- (b) Suppose next that the converter operates in the discontinuous conduction mode, with a different choice of parameter and element values. Derive an analytical expression for the dc conversion ratio $M(D, K)$.

- (c) Sketch the diode current waveform $i_D(t)$, and the inductor current waveforms $i_1(t)$ and $i_2(t)$, for operation in the discontinuous conduction mode.

5.9 DCM mode boundary analysis of the modified SEPIC of Fig. 5.25 The converter illustrated in Fig. 5.25 is similar to the SEPIC, except that an additional diode is placed in series with the input inductor L_1 . The objective of this problem is to analyze the discontinuous conduction mode associated with large ripple in the inductor current $i_1(t)$.




Fig. 5.25 Modified SEPIC for Problem 5.9





Fig. 5.26 Inductor current waveform $i_1(t)$

For this problem, you may assume that the switching ripples in the current of inductor L_2 , the voltage of capacitor C_1 , and the voltage of capacitor C_2 , are negligible. Figure 5.26 depicts the inductor current waveform $i_1(t)$ and the sequence of conducting devices for the discontinuous conduction mode that is the subject of this problem. Neglect all losses.

- Derive an expression for the boundary between the discontinuous conduction mode illustrated in Fig. 5.26 and the continuous conduction mode. Express your result in terms of the parameters K and $K_{crit}(D)$, in the usual manner, and give expressions for K and K_{crit} .
- Derive the system of equations that relate the dc components of the important waveforms of the circuit in the discontinuous conduction mode of Fig. 5.26. Solve to find the conversion ratio:

$$M(D, K) = \frac{V}{V_g}$$

Your result should be a function of D and K only, with other intermediate variables eliminated.

5.10 DCM mode boundary analysis of the SEPIC of Fig. 5.27**Fig. 5.27** SEPIC, Problems 5.10 and 5.11

- (a) Sketch the diode current waveform for CCM operation. Find its peak value, in terms of the ripple magnitudes Δi_{L1} , Δi_{L2} , and the dc components I_1 and I_2 , of the two inductor currents $i_{L1}(t)$ and $i_{L2}(t)$, respectively.
- (b) Derive an expression for the conditions under which the SEPIC operates in the discontinuous conduction mode. Express your result in the form $K < K_{crit}(D)$, and give formulas for K and $K_{crit}(D)$.

5.11 DCM conversion ratio analysis of the SEPIC of Fig. 5.27.

- (a) Suppose that the converter operates at the boundary between CCM and DCM, with the following element and parameter values:

$$\begin{aligned} D &= 0.225 & f_s &= 100 \text{ kHz} \\ V_g &= 120 \text{ V} & R &= 10\Omega \\ L_1 &= 50 \mu\text{H} & L_2 &= 75 \mu\text{H} \\ C_1 &= 47 \mu\text{F} & C_2 &= 200 \mu\text{F} \end{aligned}$$

Sketch the diode current waveform $i_D(t)$, and the inductor current waveforms $i_1(t)$ and $i_2(t)$. Label the magnitudes of the ripples and dc components of these waveforms.

- (b) Suppose next that the converter operates in the discontinuous conduction mode, with a different choice of parameter and element values. Derive an analytical expression for the dc conversion ratio $M(D, K)$.
- (c) Sketch the diode current waveform $i_D(t)$, and the inductor current waveforms $i_1(t)$ and $i_2(t)$, for operation in the discontinuous conduction mode.

5.12 An $L - C$ input filter is added to a buck converter as illustrated in Fig. 5.28. Inductors L_1 and L_2 and capacitor C_2 are large in value, such that their switching ripples are small. All losses can be neglected.

- (a) Sketch the capacitor C_1 voltage waveform $v_1(t)$, and derive expressions for its dc component V_1 and peak ripple magnitude Δv_1 .
- (b) The load current is increased (R is decreased in value) such that Δv_1 is greater than V_1 .
 - (i) Sketch the capacitor voltage waveform $v_1(t)$.
 - (ii) For each subinterval, determine which semiconductor devices conduct.




Fig. 5.28 Buck converter with input filter, Problems 5.12 and 5.13

- (iii) Determine the conditions under which the discontinuous conduction mode occurs. Express your result in the form $K < K_{crit}(D)$, and give formulas for K and $K_{crit}(D)$.

5.13 Derive an expression for the conversion ratio $M(D, K)$ of the DCM converter described in the previous problem. Note: D is the transistor duty cycle.

5.14 In the Cuk converter of Fig. 5.24, inductors L_1 and L_2 and capacitor C_2 are large in value, such that their switching ripples are small. All losses can be neglected.

- (a) Assuming that the converter operates in CCM, sketch the capacitor C_1 voltage waveform $v_{C1}(t)$, and derive expressions for its dc component V_1 and peak ripple magnitude Δv_{C1} .
- (b) The load current is increased (R is decreased in value) such that Δv_{C1} is greater than V_1 .
 - (i) Sketch the capacitor voltage waveform $v_{C1}(t)$.
 - (ii) For each subinterval, determine which semiconductor devices conduct.
 - (iii) Determine the conditions under which the discontinuous conduction mode occurs. Express your result in the form $K < K_{crit}(D)$, and give formulas for K and $K_{crit}(D)$.

5.15 Derive an expression for the conversion ratio $M(D, K)$ of the DCM Cuk converter described in the previous problem. Note: D is the transistor duty cycle.

5.16 A DCM buck-boost converter as in Fig. 5.21 is to be designed to operate under the following conditions:

$$136 \text{ V} \leq V_g \leq 204 \text{ V}$$

$$5 \text{ W} \leq P_{load} \leq 100 \text{ W}$$

$$V = -150 \text{ V}$$

$$f_s = 100 \text{ kHz}$$

You may assume that a feedback loop will vary to transistor duty cycle as necessary to maintain a constant output voltage of -150 V .

Design the converter, subject to the following considerations:

- The converter should operate in the discontinuous conduction mode at all times
- Given the above requirements, choose the element values to minimize the peak inductor current
- The output voltage peak ripple should be less than 1V .

Specify:

- (a) The inductor value L
- (b) The output capacitor value C
- (c) The worst-case peak inductor current i_{pk}
- (d) The maximum and minimum values of the transistor duty cycle D

5.17 A DCM boost converter as in Fig. 5.12 is to be designed to operate under the following conditions:

$$\begin{aligned} 18 \text{ V} &\leq V_g \leq 36 \text{ V} \\ 5 \text{ W} &\leq P_{load} \leq 100 \text{ W} \\ V &= 48 \text{ V} \\ f_s &= 150 \text{ kHz} \end{aligned}$$

You may assume that a feedback loop will vary to transistor duty cycle as necessary to maintain a constant output voltage of 48 V.

Design the converter, subject to the following considerations:

- The converter should operate in the discontinuous conduction mode at all times. To ensure an adequate design margin, the inductance L should be chosen such that K is no greater than 75% of K_{crit} at all operating points.
- Given the above requirements, choose the element values to minimize the peak inductor current.
- The output voltage peak ripple should be less than 1V.

Specify:

- (a) The inductor value L
- (b) The output capacitor value C
- (c) The worst-case peak inductor current i_{pk}
- (d) The maximum and minimum values of the transistor duty cycle D .
- (e) The values of D , K , and K_{crit} at the following operating points: (i) $V_g = 18 \text{ V}$ and $P_{load} = 5 \text{ W}$; (ii) $V_g = 36 \text{ V}$ and $P_{load} = 5 \text{ W}$; (iii) $V_g = 18 \text{ V}$ and $P_{load} = 100 \text{ W}$; (iv) $V_g = 36 \text{ V}$ and $P_{load} = 100 \text{ W}$.

5.18 In dc–dc converters used in battery-powered portable equipment, it is sometimes required that the converter continue to regulate its load voltage with high efficiency while the load is in a low-power “sleep” mode. The power required by the transistor gate drive circuitry, as well as much of the switching loss, is dependent on the switching frequency but not on the load current. So to obtain high efficiency at very low load powers, a variable-frequency control scheme is used, in which the switching frequency is reduced in proportion to the load current.

Consider the boost converter system of Fig. 5.29a. The battery pack consists of two nickel-cadmium cells, which produce a voltage of $V_g = 2.4 \text{ V} \pm 0.4 \text{ V}$. The converter boosts this voltage to a regulated 5 V. As illustrated in Fig. 5.29b, the converter operates in the discontinuous conduction mode, with constant transistor on-time t_{on} . The transistor off-time t_{off} is varied by the controller to regulate the output voltage.

- (a) Write the equations for the CCM-DCM boundary and conversion ratio $M = V/V_g$, in terms of t_{on} , t_{off} , L , and the effective load resistance R .
For parts (b) and (c), the load current can vary between $100 \mu\text{A}$ and 1 A . The transistor on-time is fixed: $t_{on} = 10 \mu\text{s}$.
- (b) Select values for L and C such that:
 - The output voltage peak ripple is no greater than 50 mV ,





Fig. 5.29 Boost converter employed in portable battery-powered equipment with sleep mode, Problem 5.18:

- (a) converter circuit,
 (b) inductor current waveform



- The converter always operates in DCM, and
 - The peak inductor current is as small as possible.
- (c) For your design of part (b), what are the maximum and minimum values of the switching frequency?

- 5.19** An unregulated dc input voltage V_g varies over the range $35V \leq V_g \leq 70V$. A buck converter reduces this voltage to 28 V; a feedback loop varies the duty cycle as necessary such that the converter output voltage is always equal to 28 V. The load power varies over the range $10W \leq P_{load} \leq 1000W$. The buck converter elements are $L = 22\mu H$, $C = 470\mu F$, $f_s = 75kHz$. Losses may be ignored.




Fig. 5.30 V_g vs. P_{load} axes, Problem 5.19

- (a) Over what range of V_g and P_{load} does the converter operate in continuous conduction mode? Sketch the mode boundary on the axes of Fig. 5.30, and identify the region over which the converter operates in CCM.
- (b) Determine the maximum and minimum values of the steady-state transistor duty cycle.



Converter Circuits

We have already analyzed the operation of a number of different types of converters: buck, boost, buck-boost, Ćuk, voltage-source inverter, etc. With these converters, a number of different functions can be performed: step-down of voltage, step-up, inversion of polarity, and conversion of dc to ac or vice-versa.

It is natural to ask: Where do these converters come from? What other converters occur, and what other functions can be obtained? What are the basic relations between converters? In this chapter, several different circuit manipulations are explored, which explain the origins of the basic converters. Inversion of source and load transforms the buck converter into the boost converter. Cascade connection of converters, and simplification of the resulting circuit, shows how the buck-boost and Ćuk converters are based on the buck and the boost converters. Differential connection of the load between the outputs of two or more converters leads to a single-phase or polyphase inverter. A short list of some of the better known converter circuits follows this discussion.

Transformer-isolated dc–dc converters are also covered in this chapter. Use of a transformer allows isolation and multiple outputs to be obtained in a dc–dc converter, and can lead to better converter optimization when a very large or very small conversion ratio is required. The transformer is modeled as a magnetizing inductance in parallel with an ideal transformer; this allows the analysis techniques of the previous chapters to be extended to cover converters containing transformers. A number of well-known isolated converters, based on the buck, boost, buck-boost, single-ended primary inductance converter (SEPIC), and Ćuk, are listed and discussed.

Finally, the evaluation, selection, and design of converters to meet given requirements are considered. Important performance-related attributes of transformer-isolated converters include: whether the transformer reset process imposes excessive voltage stress on the transistors, whether the converter can supply a high-current output without imposing excessive current stresses on the secondary-side components, and whether the converter can be well-optimized to operate with a wide range of operating points, that is, with large tolerances in V_g and P_{load} . Switch utilization is a simplified figure-of-merit that measures the ratio of the converter output power to the total transistor voltage and current stress. As the switch utilization increases, the converter efficiency increases while its cost decreases. Isolated converters with large variations in operating point tend to utilize their power devices more poorly than nonisolated converters.

which function at a single operating point. Computer spreadsheets are a good tool for optimization of power-stage designs and for trade studies to select a converter topology for a given application.

6.1 Circuit Manipulations

The buck converter (Fig. 6.1) was developed in Chap. 1 using basic principles. The switch reduces the voltage dc component, and the low-pass filter removes the switching harmonics. In the continuous conduction mode, the buck converter has a conversion ratio of $M = D$. The buck converter is the simplest and most basic circuit, from which we will derive other converters.




Fig. 6.1 The basic buck converter

6.1.1 Inversion of Source and Load

Let us consider first what happens when we interchange the power input and power output ports of a converter. In the buck converter of Fig. 6.2a, voltage V_1 is applied at port 1, and voltage V_2 appears at port 2. We know that

$$V_2 = DV_1 \quad (6.1)$$

This equation can be derived using the principle of inductor volt-second balance, with the assumption that the converter operates in the continuous conduction mode. Provided that the switch is realized such that this assumption holds, then Eq. (6.1) is true regardless of the direction of power flow.

So let us interchange the power source and load, as in Fig. 6.2b. The load, bypassed by the capacitor, is connected to converter port 1, while the power source is connected to converter port 2. Power now flows in the opposite direction through the converter. Equation (6.1) must still hold; by solving for the load voltage V_1 , one obtains

$$V_1 = \frac{1}{D} V_2 \quad (6.2)$$

So the load voltage is greater than the source voltage. Figure 6.2b is a boost converter, drawn backwards. Equation (6.2) nearly coincides with the familiar boost converter result, $M(D) = 1/D'$, except that D' is replaced by D .

Since power flows in the opposite direction, the standard buck converter unidirectional switch realization cannot be used with the circuit of Fig. 6.2b. By following the discussion of Chap. 4, one finds that the switch can be realized by connecting a transistor between the inductor and ground, and a diode from the inductor to the load, as shown in Fig. 6.2c. In consequence,





Fig. 6.2 Inversion of source and load transforms a buck converter into a boost converter: (a) buck converter, (b) inversion of source and load, (c) realization of switch

the transistor duty cycle D becomes the fraction of time which the single-pole double-throw (SPDT) switch of Fig. 6.2b spends in position 2, rather than in position 1. So we should interchange D with its complement D' in Eq. (6.2), and the conversion ratio of the converter of Fig. 6.2c is

$$V_1 = \frac{1}{D'} V_2 \quad (6.3)$$

Thus, the boost converter can be viewed as a buck converter having the source and load connections exchanged, and in which the switch is realized in a manner that allows reversal of the direction of power flow.

**Fig. 6.3** Cascade connection of converters

6.1.2 Cascade Connection of Converters

Converters can also be connected in cascade, as illustrated in Fig. 6.3 [15, 44]. Converter 1 has conversion ratio $M_1(D)$, such that its output voltage V_1 is

$$V_1 = M_1(D)V_g \quad (6.4)$$

This voltage is applied to the input of the second converter. Let us assume that converter 2 is driven with the same duty cycle D applied to converter 1. If converter 2 has conversion ratio $M_2(D)$, then the output voltage V is

$$V = M_2(D)V_1 \quad (6.5)$$

Substitution of Eq. (6.4) into Eq. (6.5) yields

$$\frac{V}{V_g} = M(D) = M_1(D)M_2(D) \quad (6.6)$$

Hence, the conversion ratio $M(D)$ of the composite converter is the product of the individual conversion ratios $M_1(D)$ and $M_2(D)$.

Let us consider the case where converter 1 is a buck converter, and converter 2 is a boost converter. The resulting circuit is illustrated in Fig. 6.4. The buck converter has conversion ratio

$$\frac{V_1}{V_g} = D \quad (6.7)$$

The boost converter has conversion ratio

$$\frac{V}{V_1} = \frac{1}{1 - D} \quad (6.8)$$

So the composite conversion ratio is

$$\frac{V}{V_g} = \frac{D}{1 - D} \quad (6.9)$$

The composite converter has a noninverting buck-boost conversion ratio. The voltage is reduced when $D < 0.5$, and increased when $D > 0.5$.

The circuit of Fig. 6.4 can be simplified considerably. Note that inductors L_1 and L_2 , along with capacitor C_1 , form a three-pole low-pass filter. The conversion ratio does not depend on the number of poles present in the low-pass filter, and so the same steady-state output voltage should be obtained when a simpler low-pass filter is used. In Fig. 6.5a, capacitor C_1 is removed. Inductors L_1 and L_2 are now in series, and can be combined into a single inductor as shown in Fig. 6.5b. This converter, the noninverting buck-boost converter, continues to exhibit the conversion ratio given in Eq. (6.9).

The switches of the converter of Fig. 6.5b can also be simplified, leading to a negative output voltage. When the switches are in position 1, the converter reduces to Fig. 6.6a. The inductor is connected to the input source V_g , and energy is transferred from the source to the inductor. When the switches are in position 2, the converter reduces to Fig. 6.6b. The inductor is then connected to the load, and energy is transferred from the inductor to the load. To obtain a negative output, we can simply reverse the polarity of the inductor during one of the subintervals (say, while




Fig. 6.4 Cascade connection of buck converter and boost converter




Fig. 6.5 Simplification of the cascaded buck and boost converter circuit of Fig. 6.4: (a) removal of capacitor C_1 , (b) combining of inductors L_1 and L_2




Fig. 6.6 Connections of the circuit of Fig. 6.5b: (a) while the switches are in position 1, (b) while the switches are in position 2




Fig. 6.7 Reversal of the output voltage polarity, by reversing the inductor connections while the switches are in position 2: (a) connections with the switches in position 1, (b) connections with the switches in position 2

the switches are in position 2). The individual circuits of Fig. 6.7 are then obtained, and the conversion ratio becomes

$$\frac{V}{V_g} = -\frac{D}{1-D} \quad (6.10)$$

Note that one side of the inductor is now always connected to ground, while the other side is switched between the input source and the load. Hence only one SPDT switch is needed, and the converter circuit of Fig. 6.8 is obtained. Figure 6.8 is recognized as the conventional buck-boost converter.

Thus, the buck-boost converter can be viewed as a cascade connection of buck and boost converters. The properties of the buck-boost converter are consistent with this viewpoint. Indeed, the equivalent circuit model of the buck-boost converter contains a 1:D (buck) dc transformer, followed by a D' : 1 (boost) dc transformer. The buck-boost converter inherits the pulsating input current of the buck converter, and the pulsating output current of the boost converter.

Other converters can be derived by cascade connections. The Ćuk converter (Fig. 2.20) was originally derived [15, 44] by cascading a boost converter (converter 1), followed by a buck (converter 2). A negative output voltage is obtained by reversing the polarity of the internal




Fig. 6.8 Converter circuit obtained from the subcircuits of Fig. 6.7

capacitor connection during one of the subintervals; as in the buck-boost converter, this operation has the additional benefit of reducing the number of switches. The equivalent circuit model of the Ćuk converter contains a $D':1$ (boost) ideal dc transformer, followed by a $1:D$ (buck) ideal dc transformer. The Ćuk converter inherits the nonpulsating input current property of the boost converter, and the nonpulsating output current property of the buck converter.

6.1.3 Rotation of Three-Terminal Cell

The buck, boost, and buck-boost converters each contains an inductor that is connected to a SPDT switch. As illustrated in Fig. 6.9a, the inductor-switch network can be viewed as a basic cell having the three terminals labeled a , b , and c . It was first pointed out in [15, 44], and later in [45], that there are three distinct ways to connect this cell between the source and load. The connections $a-A$ $b-B$ $c-C$ lead to the buck converter. The connections $a-A$ $b-B$ $c-C$ amount to inversion of the source and load, and lead to the boost converter. The connections $a-A$ $b-B$ $c-C$ lead to the buck-boost converter. So the buck, boost, and buck-boost converters could be viewed as being based on the same inductor-switch cell, with different source and load connections.




Fig. 6.9 Rotation of three-terminal switch cells: (a) switch/inductor cell, (b) switch/capacitor cell

A dual three-terminal network, consisting of a capacitor-switch cell, is illustrated in Fig. 6.9b. Filter inductors are connected in series with the source and load, such that the converter input and output currents are nonpulsating. There are again three possible ways to connect this cell

between the source and load. The connections a - A b - B c - C lead to a buck converter with L - C input low-pass filter. The connections a - A b - B c - C coincide with inversion of source and load, and lead to a boost converter with an added output L - C filter section. The connections a - A b - B c - C lead to the Ćuk converter.

Rotation of more complicated three-terminal cells is explored in [46].

6.1.4 Differential Connection of the Load

In inverter applications, where an ac output is required, a converter is needed that is capable of producing an output voltage of either polarity. By variation of the duty cycle in the correct manner, a sinusoidal output voltage having no dc bias can then be obtained. Of the converters studied so far in this chapter, the buck and the boost can produce only a positive unipolar output voltage, while the buck-boost and Ćuk converters produce only a negative unipolar output voltage. How can we derive converters that can produce bipolar output voltages?




Fig. 6.10 Obtaining a bipolar output by differential connection of load

A well-known technique for obtaining a bipolar output is the differential connection of the load across the outputs of two known converters, as illustrated in Fig. 6.10. If converter 1 produces voltage V_1 , and converter 2 produces voltage V_2 , then the load voltage V is given by

$$V = V_1 - V_2 \quad (6.11)$$

Although V_1 and V_2 may both individually be positive, the load voltage V can be either positive or negative. Typically, if converter 1 is driven with duty cycle D , then converter 2 is driven with its complement, D' , so that when V_1 increases, V_2 decreases, and vice versa.

Several well-known inverter circuits can be derived using the differential connection. Let us realize converters 1 and 2 of Fig. 6.10 using buck converters. Figure 6.11a is obtained. Converter




Fig. 6.11 Derivation of bridge inverter (H-bridge): (a) differential connection of load across outputs of buck converters, (b) bypassing load by capacitor, (c) combining series inductors, (d) circuit (c) redrawn in its usual form





Fig. 6.11 (continued)

Fig. 6.12 Conversion ratio of the H-bridge inverter circuit



1 is driven with duty cycle D , while converter 2 is driven with duty cycle D' . So when the SPDT switch of converter 1 is in the upper position, then the SPDT switch of converter 2 is in the lower position, and vice-versa. Converter 1 then produces output voltage $V_1 = DV_g$, while converter 2 produces output voltage $V_2 = D'V_g$. The differential load voltage is

$$V = DV_g - D'V_g \quad (6.12)$$




Fig. 6.13 Generation of dc–3φac inverter by differential connection of 3φ load

Simplification leads to

$$V = (2D - 1)V_g \quad (6.13)$$

This equation is plotted in Fig. 6.12. It can be seen the output voltage is positive for $D > 0.5$, and negative for $D < 0.5$. If the duty cycle is varied sinusoidally about a quiescent operating point of 0.5, then the output voltage will be sinusoidal, with no dc bias.

The circuit of Fig. 6.11a can be simplified. It is usually desired to bypass the load directly with a capacitor, as in Fig. 6.11b. The two inductors are now effectively in series, and can be combined into a single inductor as in Fig. 6.11c. Figure 6.11d is identical to Fig. 6.11c, but is redrawn for clarity. This circuit is commonly called the H-bridge, or bridge inverter circuit. Its use is widespread in servo amplifiers and single-phase inverters. Its properties are similar to those of the buck converter, from which it is derived.

Polyphase inverter circuits can be derived in a similar manner. A three-phase load can be connected differentially across the outputs of three dc–dc converters, as illustrated in Fig. 6.13. If the three-phase load is balanced, then the neutral voltage V_n will be equal to the average of the three converter output voltages:

$$V_n = \frac{1}{3} (V_1 + V_2 + V_3) \quad (6.14)$$

If the converter output voltages V_1 , V_2 , and V_3 contain the same dc bias, then this dc bias will also appear at the neutral point V_n . The phase voltages V_{an} , V_{bn} , and V_{cn} are given by

$$\begin{aligned}V_{an} &= V_1 - V_n \\V_{bn} &= V_2 - V_n \\V_{cn} &= V_3 - V_n\end{aligned}\tag{6.15}$$

It can be seen that the dc biases cancel out, and do not appear in V_{an} , V_{bn} , and V_{cn} .

Let us realize converters 1, 2, and 3 of Fig. 6.13 using buck converters. Figure 6.14a is then obtained. The circuit is redrawn in Fig. 6.14b for clarity. This converter is known by several names, including the *voltage-source inverter* and the buck-derived three-phase bridge.

Inverter circuits based on dc–dc converters other than the buck converter can be derived in a similar manner. Figure 6.14c contains a three-phase current-fed bridge converter having a boost-type voltage conversion ratio, also known as the *current source inverter*. Since most inverter applications require the capability to reduce the voltage magnitude, a dc–dc buck converter is usually cascaded at the dc input port of this inverter. Several other examples of three-phase inverters are given in [19, 22, 47], in which the converters are capable of both increasing and decreasing the voltage magnitude.

6.2 A Short List of Converters

An infinite number of converters are possible, and hence it is not feasible to list them all. A short list is given here.

Let us consider first the class of single-input single-output converters, containing a single inductor. There are a limited number of ways in which the inductor can be connected between the source and load. If we assume that the switching period is divided into two subintervals, then the inductor should be connected to the source and load in one manner during the first subinterval, and in a different manner during the second subinterval. One can examine all of the possible combinations, to derive the complete set of converters in this class [48–50]. By elimination of redundant and degenerate circuits, one finds that there are eight converters, listed in Fig. 6.15. How the converters are counted can actually be a matter of semantics and personal preference; for example, many people in the field would not consider the noninverting buck-boost converter as distinct from the inverting buck-boost. Nonetheless, it can be said that a converter is defined by the connections between its reactive elements, switches, source, and load; by how the switches are realized; and by the numerical range of reactive element values.

The first four converters of Fig. 6.15, the buck, boost, buck-boost, and the noninverting buck-boost, have been previously discussed. These converters produce a unipolar dc output voltage. With these converters, it is possible to increase, decrease, and/or invert a dc voltage.

Converters 5 and 6 are capable of producing a bipolar output voltage. Converter 5, the H-bridge, has previously been discussed. Converter 6 is a nonisolated version of the current-fed converter of Fig. 6.38b; this converter is denoted the *Watkins-Johnson converter* [51–55]. This converter can also produce a bipolar output voltage; however, its conversion ratio $M(D)$ is a nonlinear function of duty cycle. The number of switch elements can be reduced by using a two-winding inductor as shown. The function of the inductor is similar to that of the flyback converter, discussed in the next section. When switch 1 is closed the upper winding is used, while when switch 2 is closed, current flows through the lower winding. The current flows through only one winding at any given instant, and the total ampere-turns of the two windings are a continuous function of time. Advantages of this converter are its ground-referenced load and its ability to produce a bipolar output voltage using only two SPST current-bidirectional






Fig. 6.14 Dc– 3ϕ ac inverter topologies: (a) differential connection of 3ϕ load across outputs of buck converters; (b) simplification of low-pass filters to obtain the dc– 3ϕ ac voltage-source inverter; (c) the dc– 3ϕ ac current source inverter


1. Buck




$$M(D) = D$$




2. Boost




$$M(D) = \frac{1}{1-D}$$



3. Buck-boost



$$M(D) = -\frac{D}{1-D}$$



4. Noninverting buck-boost

$$M(D) = \frac{D}{1-D}$$





Fig. 6.15 Eight members of the basic class of single-input single-output converters containing a single inductor



switches. The isolated version and its variants have found application in high-voltage dc power supplies.

Converters 7 and 8 can be derived as the inverses of converters 5 and 6. These converters are capable of interfacing an ac input to a dc output. The ac input current waveform can have arbitrary waveshape and power factor.

The class of single-input single-output converters containing two inductors is much larger. Several of its members are listed in Fig. 6.16. The Ćuk converter has been previously discussed and analyzed. It has an inverting buck-boost characteristic, and exhibits nonpulsating input and



5. Bridge

$$M(D) = 2D - 1$$





6. Watkins-Johnson

$$M(D) = \frac{2D-1}{D}$$



7. Current-fed bridge

$$M(D) = \frac{1}{2D-1}$$



8. Inverse of Watkins-Johnson

$$M(D) = \frac{D}{2D-1}$$








Fig. 6.15 (continued)



output terminal currents. The SEPIC (single-ended primary inductance converter) [56], and its inverse, have noninverting buck-boost characteristics. The Ćuk and SEPIC also exhibit the desirable feature that the MOSFET source terminal is connected to ground; this simplifies the construction of the gate drive circuitry. Two inductor converters having conversion ratios $M(D)$ that are biquadratic functions of the duty cycle D are also numerous. An example is converter 4 of Fig. 6.16 [57]. This converter can be realized using a single transistor and three diodes. Its conversion ratio is $M(D) = D^2$. This converter may find use in nonisolated applications that require a large step-down of the dc voltage, or in applications having wide variations in operating point.

1. *Cuk*



$$M(D) = -\frac{D}{1-D}$$

2. *SEPIC*

$$M(D) = \frac{D}{1-D}$$

3. *Inverse of SEPIC*

$$M(D) = \frac{D}{1-D}$$

4. *Buck²*

$$M(D) = D^2$$




Fig. 6.16 Several members of the basic class of single-input single-output converters containing two inductors

6.3 Transformer Isolation

In a large number of applications, it is desired to incorporate a transformer into a switching converter, to obtain dc isolation between the converter input and output. For example, in off-line applications (where the converter input is connected to the ac utility system), isolation is usually required by regulatory agencies. Isolation could be obtained in these cases by simply connecting

a 50 Hz or 60 Hz transformer at the converter ac input. However, since transformer size and weight vary inversely with frequency, significant improvements can be made by incorporating the transformer into the converter, so that the transformer operates at the converter switching frequency of tens or hundreds of kilohertz.

When a large step-up or step-down conversion ratio is required, the use of a transformer can allow better converter optimization. By proper choice of the transformer turns ratio, the voltage or current stresses imposed on the transistors and diodes can be minimized, leading to improved efficiency and lower cost.

Multiple dc outputs can also be obtained in an inexpensive manner, by adding multiple secondary windings and converter secondary-side circuits. The secondary turns ratios are chosen to obtain the desired output voltages. Usually only one output voltage can be regulated via control of the converter duty cycle, so wider tolerances must be allowed for the auxiliary output voltages. *Cross regulation* is a measure of the variation in an auxiliary output voltage, given that the main output voltage is perfectly regulated [58–60].

A physical multiple-winding transformer having turns ratio $n_1:n_2:n_3:\dots$ is illustrated in Fig. 6.17, and the schematic symbol for this transformer is illustrated in Fig. 6.18a. A simple equivalent circuit is illustrated in Fig. 6.18b, which is sufficient for understanding the operation of most transformer-isolated converters. The model assumes perfect coupling between windings and neglects losses; more accurate models are discussed in a later chapter. The ideal transformer obeys the relationships




Fig. 6.17 Physical construction of a three-winding transformer

$$\frac{v_1(t)}{n_1} = \frac{v_2(t)}{n_2} = \frac{v_3(t)}{n_3} = \dots \quad (6.16)$$

$$0 = n_1 i'_1(t) + n_2 i_2(t) + n_3 i_3(t) + \dots$$

In parallel with the ideal transformer is an inductance L_M , called the *magnetizing inductance*, referred to the transformer primary in the figure.

Physical transformers must contain a magnetizing inductance. For example, suppose we disconnect all windings except for the primary winding. We are then left with a single winding on a magnetic core—an inductor. Indeed, the equivalent circuit of Fig. 6.18b predicts this behavior, via the magnetizing inductance.

The magnetizing current $i_M(t)$ is proportional to the magnetic field $H(t)$ inside the transformer core. The physical B - H characteristics of the transformer core material, illustrated in Fig. 6.19, govern the magnetizing current behavior. For example, if the magnetizing current $i_M(t)$ becomes too large, then the magnitude of the magnetic field $H(t)$ causes the core to saturate. The magnetizing inductance then becomes very small in value, effectively shorting out the transformer.





Fig. 6.18 A multiple-winding transformer: (a) schematic symbol, (b) equivalent circuit model containing a magnetizing inductance and ideal transformer

Fig. 6.19 B - H characteristics of transformer core



The presence of the magnetizing inductance explains why transformers do not work in dc circuits: at dc, the magnetizing inductance has zero impedance, and shorts out the windings. In a well-designed transformer, the impedance of the magnetizing inductance is large in magnitude

over the intended range of operating frequencies, such that the magnetizing current $i_M(t)$ has much smaller magnitude than $i_1(t)$. Then $i'_1(t) \approx i_1(t)$, and the transformer behaves nearly as an ideal transformer. It should be emphasized that the magnetizing current $i_M(t)$ and the primary winding current $i_1(t)$ are independent quantities.

The magnetizing inductance must obey all of the usual rules for inductors. In the model of Fig. 6.18b, the primary winding voltage $v_1(t)$ is applied across L_M , and hence

$$v_1(t) = L_M \frac{di_M(t)}{dt} \quad (6.17)$$

Integration leads to

$$i_M(t) - i_M(0) = \frac{1}{L_M} \int_0^t v_1(\tau) d\tau \quad (6.18)$$

So the magnetizing current is determined by the integral of the applied winding voltage. The principle of inductor volt-second balance also applies: when the converter operates in steady state, the dc component of voltage applied to the magnetizing inductance must be zero:

$$0 = \frac{1}{T_s} \int_0^{T_s} v_1(t) dt \quad (6.19)$$

Since the magnetizing current is proportional to the integral of the applied winding voltage, it is important that the dc component of this voltage be zero. Otherwise, during each switching period there will be a net increase in magnetizing current, eventually leading to excessively large currents and transformer saturation.

The operation of converters containing transformers may be understood by inserting the model of Fig. 6.18b in place of the transformer in the converter circuit. Analysis then proceeds as described in the previous chapters, treating the magnetizing inductance as any other inductor of the converter.

Practical transformers must also contain leakage inductance. A small part of the flux linking a winding may not link the other windings. In the two-winding transformer, this phenomenon may be modeled with small inductors in series with the windings. In most isolated converters, leakage inductance is a nonideality that leads to switching loss, increased peak transistor voltage, and that degrades cross-regulation, but otherwise has no influence on basic converter operation.

There are several ways of incorporating transformer isolation into a dc–dc converter. The full-bridge, half-bridge, forward, and push-pull converters are commonly used isolated versions of the buck converter. Similar isolated variants of the boost converter are known. The flyback converter is an isolated version of the buck–boost converter. These isolated converters, as well as isolated versions of the SEPIC and the Ćuk converter, are discussed in this section.

6.3.1 Full-Bridge and Half-Bridge Isolated Buck Converters

The full-bridge transformer-isolated buck converter is sketched in Fig. 6.20a. A version containing a center-tapped secondary winding is shown; this circuit is commonly used in converters producing low output voltages. The two halves of the center-tapped secondary winding may be viewed as separate windings, and hence we can treat this circuit element as a three-winding




Fig. 6.20 Full-bridge transformer-isolated buck converter: (a) schematic diagram, (b) replacement of transformer with equivalent circuit model

transformer having turns ratio $1:n:n$. When the transformer is replaced by the equivalent circuit model of Fig. 6.18b, the circuit of Fig. 6.20b is obtained. Typical waveforms are illustrated in Fig. 6.21. The output portion of the converter is similar to the nonisolated buck converter—compare the $v_s(t)$ and $i(t)$ waveforms of Fig. 6.21 with Figs. 2.1b and 2.10.

During the first subinterval $0 < t < DT_s$, transistors Q_1 and Q_4 conduct, and the transformer primary voltage is $v_T = V_g$. This positive voltage causes the magnetizing current $i_M(t)$ to increase with a slope of V_g/L_M . The voltage appearing across each half of the center-tapped secondary winding is nV_g , with the polarity mark at positive potential. Diode D_5 is therefore forward-biased, and D_6 is reverse-biased. The voltage $v_s(t)$ is then equal to nV_g , and the output filter inductor current $i(t)$ flows through diode D_5 .

Several transistor control schemes are possible for the second subinterval $DT_s < t < T_s$. In the most common scheme, all four transistors are switched off, and hence the transformer voltage is $v_T = 0$. Alternatively, transistors Q_2 and Q_4 could conduct, or transistors Q_1 and Q_3 could conduct. In any event, diodes D_5 and D_6 are both forward-biased during this subinterval; each diode conducts approximately one-half of the output filter inductor current.

Actually, the diode currents i_{D5} and i_{D6} during the second subinterval are functions of both the output inductor current and the transformer magnetizing current. In the ideal case (no magnetizing current), the transformer causes $i_{D5}(t)$ and $i_{D6}(t)$ to be equal in magnitude since, if $i'_1(t) = 0$, then $ni_{D5}(t) = ni_{D6}(t)$. But the sum of the two diode currents is equal to the output inductor current:

$$i_{D5}(t) + i_{D6}(t) = i(t) \quad (6.20)$$




Fig. 6.21 Waveforms of the full-bridge transformer-isolated buck converter

Therefore, it must be true that $i_{D5} = i_{D6} = 0.5i$ during the second subinterval. In practice, the diode currents differ slightly from this result, because of the nonzero magnetizing current.

The ideal transformer currents in Fig. 6.20b obey

$$i'_1(t) - ni_{D5}(t) + ni_{D6}(t) = 0 \quad (6.21)$$

The node equation at the primary of the ideal transformer is

$$i_1(t) = i_M(t) + i'_1(t) \quad (6.22)$$

Elimination of $i'_1(t)$ from Eqs. (6.21) and (6.22) leads to

$$i_1(t) - ni_{D5}(t) + ni_{D6}(t) = i_M(t) \quad (6.23)$$

Equations (6.23) and (6.20) describe, in the general case, the transformer winding currents during the second subinterval. According to Eq. (6.23), the magnetizing current $i_M(t)$ may flow through the primary winding, through one of the secondary windings, or it may divide between all three of these windings. How the division occurs depends on the $i-v$ characteristics of the conducting transistors and diodes, and on the transformer leakage inductances. In the case where $i_1 = 0$, the solution to Eqs. (6.20) and (6.23) is

$$\begin{aligned} i_{D5}(t) &= \frac{1}{2}i(t) - \frac{1}{2n}i_M(t) \\ i_{D6}(t) &= \frac{1}{2}i(t) + \frac{1}{2n}i_M(t) \end{aligned} \quad (6.24)$$

Provided that $i_M \ll ni$, then i_{D5} and i_{D6} are each approximately $0.5i$.

The next switching period, $T_s < t < 2T_s$, proceeds in a similar manner, except that the transformer is excited with voltage of the opposite polarity. During $T_s < t < (T_s + DT_s)$, transistors Q_2 and Q_3 and diode D_6 conduct. The applied transformer primary voltage is $v_T = -V_g$, which causes the magnetizing current to decrease with slope $-V_g/L_M$. The voltage $v_s(t)$ is equal to nV_g , and the output inductor current $i(t)$ flows through diode D_6 . Diodes D_5 and D_6 again both conduct during $(T_s + DT_s) < t < 2T_s$, with operation similar to subinterval 2 described previously. It can be seen that the switching ripple in the output filter elements has frequency $f_s = 1/T_s$. However, the transformer waveforms have frequency $0.5f_s$.

By application of the principle of inductor volt-second balance to the magnetizing inductance, the average value of the transformer voltage $v_T(t)$ must be zero when the converter operates in steady state. During the first switching period, positive volt-seconds are applied to the transformer, approximately equal to

$$[V_g - (Q_1 \text{ and } Q_4 \text{ forward voltage drops})] (Q_1 \text{ and } Q_4 \text{ conduction time}) \quad (6.25)$$

During the next switching period, negative volt-seconds are applied to the transformer, given by

$$-[V_g - (Q_2 \text{ and } Q_3 \text{ forward voltage drops})] (Q_2 \text{ and } Q_3 \text{ conduction time}) \quad (6.26)$$

The net volt-seconds, that is, the sum of Eqs. (6.25) and (6.26), should equal zero. While the full-bridge scheme causes this to be approximately true, in practice there exist imbalances such as small differences in the transistor forward voltage drops or in the transistor switching times, so that $\langle v_T \rangle$ is small but nonzero. In consequence, during every two switching periods there is a net increase in the magnitude of the magnetizing current. This increase can cause the transistor forward voltage drops to change such that small imbalances are compensated. However, if the imbalances are too large, then the magnetizing current becomes large enough to saturate the transformer.

Transformer saturation under steady-state conditions can be avoided by placing a capacitor in series with the transformer primary. Imbalances then induce a dc voltage component across the capacitor, rather than across the transformer primary. Another solution is the use of current-programmed control, discussed in a later chapter. The series capacitor is omitted when current-programmed control is used.

By application of the principle of volt-second balance to the output filter inductor L , the dc load voltage must be equal to the dc component of $v_s(t)$:

$$V = \langle v_s \rangle \quad (6.27)$$

By inspection of the $v_s(t)$ waveform in Fig. 6.21, $\langle v_s \rangle = nDV_g$. Hence,

$$V = nDV_g \quad (6.28)$$

So as in the buck converter, the output voltage can be controlled by variation of the transistor duty cycle D . An additional increase or decrease of the voltage can be obtained via the physical transformer turns ratio n . Equation (6.28) is valid for operation in the continuous conduction mode; as in the nonisolated buck converter, the full-bridge and half-bridge converters can operate in discontinuous conduction mode at light load. The converter can operate over essentially the entire range of duty cycles $0 \leq D < 1$.

Transistors Q_1 and Q_2 must not conduct simultaneously; doing so would short out the dc source V_g , causing a *shoot-through* current spike. This transistor *cross-conduction* condition can lead to low efficiency and transistor failure. Cross conduction can be prevented by introduction of delay between the turn-off of one transistor and the turn-on of the next transistor. Diodes D_1 to D_4 ensure that the peak transistor voltage is limited to the dc input voltage V_g , and also provide a conduction path for the transformer magnetizing current at light load. Details of the switching transitions of the full-bridge circuit are discussed further in a later chapter, in conjunction with zero-voltage switching phenomena.

The full-bridge configuration is typically used in switching power supplies at power levels of approximately 750 W and greater. It is usually not used at lower power levels because of its high parts count—four transistors and their associated drive circuits are required. The utilization of the transformer is good, leading to small transformer size. In particular, the utilization of the transformer core is very good, since the transformer magnetizing current can be both positive and negative. Hence, the entire core $B-H$ loop can be used. However, in practice, the flux swing is usually limited by core loss. The transformer primary winding is effectively utilized. But the center-tapped secondary winding is not, since each half of the center-tapped winding transmits power only during alternate switching periods. Also, the secondary winding currents during subinterval 2 lead to winding power loss, but not to transmittal of energy to the load. Design of the transformer of the full-bridge configuration is discussed in detail in a later chapter.

The half-bridge transformer-isolated buck converter is illustrated in Fig. 6.22. Typical waveforms are illustrated in Fig. 6.23. This circuit is similar to the full-bridge of Fig. 6.20a, except transistors Q_3 and Q_4 , and their antiparallel diodes, have been replaced with large-value capacitors C_a and C_b . By volt-second balance of the transformer magnetizing inductance, the dc voltage across capacitor C_b is equal to the dc component of the voltage across transistor Q_2 , or




Fig. 6.22 Half-bridge transformer-isolated buck converter




Fig. 6.23 Waveforms of the half-bridge transformer-isolated buck converter

$0.5V_g$. The transformer primary voltage $v_T(t)$ is then $0.5V_g$ when transistor Q_1 conducts, and $-0.5V_g$ when transistor Q_2 conducts. The magnitude of $v_T(t)$ is half as large as in the full-bridge configuration, with the result that the output voltage is reduced by a factor of 0.5:

$$V = 0.5nDV_g \quad (6.29)$$

The factor of 0.5 can be compensated for by doubling the transformer turns ratio n . However, this causes the transistor currents to double.

So the half-bridge configuration needs only two transistors rather than four, but these two transistors must handle currents that are twice as large as those of the full-bridge circuit. In consequence, the half-bridge configuration finds application at lower power levels, for which transistors with sufficient current rating are readily available, and where low parts count is important. Utilization of the transformer core and windings is essentially the same as in the full-bridge, and the peak transistor voltage is clamped to the dc input voltage V_g by diodes D_1 and D_2 . It is possible to omit capacitor C_a if desired. The current-programmed mode generally does not work with half-bridge converters.




Fig. 6.24 Single-transistor forward converter

6.3.2 Forward Converter

The forward converter is illustrated in Fig. 6.24. This transformer-isolated converter is based on the buck converter. It requires a single transistor, and hence finds application at power levels lower than those commonly encountered in the full-bridge and half-bridge configurations. Its nonpulsating output current, shared with other buck-derived converters, makes the forward converter well suited for applications involving high output currents. The maximum transistor duty cycle is limited in value; for the common choice $n_1 = n_2$, the duty cycle is limited to the range $0 \leq D < 0.5$.

The transformer magnetizing current is reset to zero while the transistor is in the off state. How this occurs can be understood by replacing the three-winding transformer in Fig. 6.24 with the equivalent circuit of Fig. 6.18b. The resulting circuit is illustrated in Fig. 6.25, and typical waveforms are given in Fig. 6.26. The magnetizing inductance L_M , in conjunction with diode D_1 , must operate in the discontinuous conduction mode. The output inductor L , in conjunction with diode D_3 , may operate in either continuous or discontinuous conduction mode. The waveforms of Fig. 6.26 are sketched for continuous mode operation of inductor L . During each switching period, three subintervals then occur as illustrated in Fig. 6.27.

During subinterval 1, transistor Q_1 conducts and the circuit of Fig. 6.27a is obtained. Diode D_2 becomes forward-biased, while diodes D_1 and D_3 are reverse-biased. Voltage V_g is applied to the transformer primary winding, and hence the transformer magnetizing current $i_M(t)$ increases with a slope of V_g/L_M as illustrated in Fig. 6.26. The voltage across diode D_3 is equal to V_g , multiplied by the turns ratio n_3/n_1 .

The second subinterval begins when transistor Q_1 is switched off. The circuit of Fig. 6.27b is then obtained. The transformer magnetizing current $i_M(t)$ at this instant is positive, and must continue to flow. Since transistor Q_1 is off, the equivalent circuit model predicts that the magnetizing current must flow into the primary of the ideal transformer. It can be seen that $n_1 i_M$ ampere-turns flow out of the polarity mark of the primary winding. Hence, according to Eq. (6.16), an equal number of total ampere-turns must flow into the polarity marks of the other windings. Diode D_2 prevents current from flowing into the polarity mark of winding 3. Hence, the current $i_M n_1/n_2$ must flow into the polarity mark of winding 2. So diode D_1 becomes forward-biased, while





Fig. 6.25 Forward converter, with transformer equivalent circuit model

Fig. 6.26 Waveforms of the forward converter



diode D_2 is reverse-biased. Voltage V_g is applied to winding 2, and hence the voltage across the magnetizing inductance is $-V_g n_1 / n_2$, referred to winding 1. This negative voltage causes the magnetizing current to decrease, with a slope of $-V_g n_1 / n_2 L_M$. Since diode D_2 is reverse-biased, diode D_3 must turn on to conduct the output inductor current $i(t)$.




Fig. 6.27 Forward converter circuit: (a) during subinterval 1, (b) during subinterval 2, (c) during subinterval 3

When the magnetizing current reaches zero, diode D_1 becomes reverse-biased. Subinterval 3 then begins, and the circuit of Fig. 6.27c is obtained. Elements Q_1 , D_1 , and D_2 operate in the off state, and the magnetizing current remains at zero for the balance of the switching period.

By application of the principle of inductor volt-second balance to the transformer magnetizing inductance, the primary winding voltage $v_1(t)$ must have zero average. Referring to Fig. 6.26, the average of $v_1(t)$ is given by

$$\langle v_1 \rangle = D(V_g) + D_2(-V_g n_1/n_2) + D_3(0) = 0 \quad (6.30)$$




Fig. 6.28 Magnetizing current waveform, forward converter: (a) DCM, $D < 0.5$; (b) CCM, $D > 0.5$

Solution for the duty cycle D_2 yields

$$D_2 = \frac{n_2}{n_1} D \quad (6.31)$$

Note that the duty cycle D_3 cannot be negative. But since $D + D_2 + D_3 = 1$, we can write

$$D_3 = 1 - D - D_2 \geq 0 \quad (6.32)$$

Substitution of Eq. (6.31) into Eq. (6.32) leads to

$$D_3 = 1 - D \left(1 + \frac{n_2}{n_1} \right) \geq 0 \quad (6.33)$$

Solution for D then yields

$$D \leq \frac{1}{1 + \frac{n_2}{n_1}} \quad (6.34)$$

So the maximum duty cycle is limited. For the common choice $n_1 = n_2$, the limit becomes

$$D \leq \frac{1}{2} \quad (6.35)$$

If this limit is violated, then the transistor off-time is insufficient to reset the transformer magnetizing inductance to zero before the end of the switching period. Transformer saturation may then occur.

The transformer magnetizing current waveform $i_M(t)$ is illustrated in Fig. 6.28, for the typical case where $n_1 = n_2$. Figure 6.28a illustrates operation with $D < 0.5$. The magnetizing inductance, in conjunction with diode D_1 , operates in the discontinuous conduction mode, and $i_M(t)$ is reset to zero before the end of each switching period. Figure 6.28b illustrates what happens when the transistor duty cycle D is greater than 0.5. There is then no third subinterval, and the magnetizing inductance operates in continuous conduction mode. Furthermore, subinterval

2 is not long enough to reset the magnetizing current to zero. Hence, there is a net increase of $i_M(t)$ over each switching period. Eventually, the magnetizing current will become large enough to saturate the transformer.

The converter output voltage can be found by application of the principle of inductor volt-second balance to inductor L . The voltage across inductor L must have zero dc component, and therefore the dc output voltage V is equal to the dc component of diode D_3 voltage $v_{D3}(t)$. The waveform $v_{D3}(t)$ is illustrated in Fig. 6.26. It has an average value of

$$\langle v_{D3} \rangle = V = \frac{n_3}{n_1} DV_g \quad (6.36)$$

This is the solution of the forward converter in the continuous conduction mode. The solution is subject to the constraint given in Eq. (6.34).

It can be seen from Eq. (6.34) that the maximum duty cycle could be increased by decreasing the turns ratio n_2/n_1 . This would cause $i_M(t)$ to decrease more quickly during subinterval 2, resetting the transformer faster. Unfortunately, this also increases the voltage stress applied to transistor Q_1 . The maximum voltage applied to transistor Q_1 occurs during subinterval 2; solution of the circuit of Fig. 6.27b for this voltage yields

$$\max(v_{Q1}) = V_g \left(1 + \frac{n_1}{n_2} \right) \quad (6.37)$$

For the common choice $n_1 = n_2$, the voltage applied to the transistor during subinterval 2 is $2V_g$. In practice, a somewhat higher voltage is observed, due to ringing associated with the transformer leakage inductance. So decreasing the turns ratio n_2/n_1 allows increase of the maximum transistor duty cycle, at the expense of increased transistor blocking voltage.

A two-transistor version of the forward converter is illustrated in Fig. 6.29. Transistors Q_1 and Q_2 are controlled by the same gate drive signal, such that they both conduct during subinterval 1, and are off during subintervals 2 and 3. The secondary side of the converter is identical to the single-transistor forward converter; diode D_3 conducts during subinterval 1, while diode




Fig. 6.29 Two-transistor forward converter

D_4 conducts during subintervals 2 and 3. During subinterval 2, the magnetizing current $i_M(t)$ forward-biases diodes D_1 and D_2 . The transformer primary winding is then connected to V_g , with polarity opposite to that of subinterval 1. The magnetizing current then decreases, with slope $-V_g/L_M$. When the magnetizing current reaches zero, diodes D_1 and D_2 become reverse-biased. The magnetizing current then remains at zero for the balance of the switching period. So operation of the two-transistor forward converter is similar to the single-transistor forward converter, in which $n_1 = n_2$. The duty cycle is limited to $D < 0.5$. This converter has the advantage that the transistor peak blocking voltage is limited to V_g , and is clamped by diodes D_1 and D_2 . Typical power levels of the two-transistor forward converter are similar to those of the half-bridge configuration.

The utilization of the transformer of the forward converter is quite good. Since the transformer magnetizing current cannot be negative, only half of the core B - H loop can be used. This would seemingly imply that the transformer cores of forward converters should be twice as large as those of full- or half-bridge converters. However, in modern high-frequency converters, the flux swing is constrained by core loss rather than by the core material saturation flux density. In consequence, the utilization of the transformer core of the forward converter can be as good as in the full- or half-bridge configurations. Utilization of the primary and secondary windings of the transformer is better than in the full-bridge, half-bridge, or push-pull configurations, since the forward converter requires no center-tapped windings. During subinterval 1, all of the available winding copper is used to transmit power to the load. Essentially no unnecessary current flows during subintervals 2 and 3. Typically, the magnetizing current is small compared to the reflected load current, and has negligible effect on the transformer utilization. So the transformer core and windings are effectively utilized in modern forward converters.

6.3.3 Push-Pull Isolated Buck Converter

The push-pull isolated buck converter is illustrated in Fig. 6.30. The secondary-side circuit is identical with the full- and half-bridge converters, with identical waveforms. The primary-side circuit contains a center-tapped winding. Transistor Q_1 conducts for time DT_s during the first switching period. Transistor Q_2 conducts for an identical length of time during the next switching period, such that volt-second balance is maintained across the transformer primary winding. Converter waveforms are illustrated in Fig. 6.31. This converter can operate over the entire range of duty cycles $0 \leq D < 1$. Its conversion ratio is given by

$$V = nDV_g \quad (6.38)$$




Fig. 6.30 Push-pull isolated buck converter




Fig. 6.31 Waveforms of the push-pull isolated buck converter

This converter is sometimes used in conjunction with low input voltages. It tends to exhibit low primary-side conduction losses, since at any given instant only one transistor is connected in series with the dc source V_g . The ability to operate with transistor duty cycles approaching unity also allows the turns ratio n to be minimized, reducing the transistor currents.

The push-pull configuration is prone to transformer saturation problems. Since it cannot be guaranteed that the forward voltage drops and conduction times of transistors Q_1 and Q_2 are exactly equal, small imbalances can cause the dc component of voltage applied to the transformer primary to be nonzero. In consequence, during every two switching periods there is a net increase in the magnitude of the magnetizing current. If this imbalance continues, then the magnetizing current can eventually become large enough to saturate the transformer.

Current-programmed control can be employed to mitigate the transformer saturation problems. Operation of the push-pull converter using only duty-cycle control is not recommended.

Utilization of the transformer core material and secondary winding is similar to that for the full-bridge converter. The flux and magnetizing current can be both positive and negative, and therefore the entire B - H loop can be used, if desired. Since the primary and secondary windings are both center-tapped, their utilization is suboptimal.

6.3.4 Flyback Converter

The flyback converter is based on the buck-boost converter. Its derivation is illustrated in Fig. 6.32. Figure 6.32a depicts the basic buck-boost converter, with the switch realized using a MOSFET and diode. In Fig. 6.32b, the inductor winding is constructed using two wires, with a 1:1 turns ratio. The basic function of the inductor is unchanged, and the parallel windings are equivalent to a single winding constructed of larger wire. In Fig. 6.32c, the connections between the two windings are broken. One winding is used while the transistor Q_1 conducts, while the other winding is used when diode D_1 conducts. The total current in the two windings is unchanged from the circuit of Fig. 6.32b; however, the current is now distributed between the windings differently. The magnetic fields inside the inductor in both cases are identical.




Fig. 6.32 Derivation of the flyback converter: (a) buck-boost converter; (b) inductor L is wound with two parallel wires; (c) inductor windings are isolated, leading to the flyback converter; (d) with a $1:n$ turns ratio and positive output

Although the two-winding magnetic device is represented using the same symbol as the transformer, a more descriptive name is “two-winding inductor.” This device is sometimes also called a *flyback transformer*. Unlike the ideal transformer, current does not flow simultaneously in both windings of the flyback transformer. Figure 6.32d illustrates the usual configuration of the flyback converter. The MOSFET source is connected to the primary-side ground, simplifying the gate drive circuit. The transformer polarity marks are reversed, to obtain a positive output voltage. A $1:n$ turns ratio is introduced; this allows better converter optimization.




Fig. 6.33 Flyback converter circuit: (a) with transformer equivalent circuit model, (b) during subinterval 1, (c) during subinterval 2

The flyback converter may be analyzed by insertion of the model of Fig. 6.18b in place of the flyback transformer. The circuit of Fig. 6.33a is then obtained. The magnetizing inductance L_M functions in the same manner as inductor L of the original buck-boost converter of Fig. 6.32a. When transistor Q_1 conducts, energy from the dc source V_g is stored in L_M . When diode D_1 conducts, this stored energy is transferred to the load, with the inductor voltage and current scaled according to the $1:n$ turns ratio.




Fig. 6.34 Flyback converter waveforms, continuous conduction mode

During subinterval 1, while transistor Q_1 conducts, the converter circuit model reduces to Fig. 6.33b. The inductor voltage v_L , capacitor current i_C , and dc source current i_g are given by

$$\begin{aligned} v_L &= V_g \\ i_C &= -\frac{v}{R} \\ i_g &= i \end{aligned} \quad (6.39)$$

With the assumption that the converter operates in the continuous conduction mode, with small inductor current ripple and small capacitor voltage ripple, the magnetizing current i and output capacitor voltage v can be approximated by their dc components, I and V , respectively. Equation (6.39) then becomes

$$\begin{aligned} v_L &= V_g \\ i_C &= -\frac{V}{R} \\ i_g &= I \end{aligned} \quad (6.40)$$

During the second subinterval, the transistor is in the off state, and the diode conducts. The equivalent circuit of Fig. 6.33c is obtained. The primary-side magnetizing inductance voltage v_L , the capacitor current i_C , and the dc source current i_g for this subinterval are

$$\begin{aligned} v_L &= -\frac{v}{n} \\ i_C &= \frac{i}{n} - \frac{v}{R} \\ i_g &= 0 \end{aligned} \quad (6.41)$$

It is important to consistently define $v_L(t)$ on the same side of the transformer for all subintervals. Upon making the small-ripple approximation, one obtains

$$\begin{aligned} v_L &= -\frac{V}{n} \\ i_C &= \frac{I}{n} - \frac{V}{R} \\ i_g &= 0 \end{aligned} \quad (6.42)$$

The $v_L(t)$, $i_C(t)$, and $i_g(t)$ waveforms are sketched in Fig. 6.34 for continuous conduction mode operation.

Application of the principle of volt-second balance to the primary-side magnetizing inductance yields

$$\langle v_L \rangle = D(V_g) + D' \left(-\frac{V}{n} \right) = 0 \quad (6.43)$$

Solution for the conversion ratio then leads to

$$M(D) = \frac{V}{V_g} = n \frac{D}{D'} \quad (6.44)$$

So the conversion ratio of the flyback converter is similar to that of the buck-boost converter, but contains an added factor of n .

Application of the principle of charge balance to the output capacitor C leads to

$$\langle i_C \rangle = D \left(-\frac{V}{R} \right) + D' \left(\frac{I}{n} - \frac{V}{R} \right) = 0 \quad (6.45)$$

Solution for I yields

$$I = \frac{nV}{D'R} \quad (6.46)$$

This is the dc component of the magnetizing current, referred to the primary. The dc component of the source current i_g is

$$I_g = \langle i_g \rangle = D(I) + D'(0) \quad (6.47)$$

An equivalent circuit that models the dc components of the flyback converter waveforms can now be constructed. Circuits corresponding to the inductor loop equation (6.43) and to node equations (6.45) and (6.47) are illustrated in Fig. 6.35a. By replacing the dependent sources with ideal dc transformers, one obtains Fig. 6.35b. This is the dc equivalent circuit of the flyback converter. It contains a $1:D$ buck-type conversion ratio, followed by a $D' : 1$ boost-type conversion ratio, and an added factor of $1:n$ arising from the flyback transformer turns ratio. By use of the method developed in Chap. 3, the model can be refined to account for losses and to predict the converter efficiency. The flyback converter can also be operated in the discontinuous conduction mode; analysis is left as a homework problem. The results are similar to the DCM buck-boost converter results tabulated in Chap. 5, but are generalized to account for the turns ratio $1:n$.




Fig. 6.35 Flyback converter equivalent circuit model, CCM: (a) circuits corresponding to Eqs. (6.43), (6.45), and (6.47); (b) equivalent circuit containing ideal dc transformers

The flyback converter is commonly used at the 50 to 100 W power range, as well as in high-voltage power supplies for televisions and computer monitors. It has the advantage of very low parts count. Multiple outputs can be obtained using a minimum number of parts: each additional output requires only an additional winding, diode, and capacitor. However, in comparison with the full-bridge, half-bridge, or two-transistor forward converters, the flyback converter has the disadvantages of high transistor voltage stress and poor cross-regulation. The peak transistor voltage is equal to the dc input voltage V_g plus the reflected load voltage V/n ; in practice, additional voltage is observed due to ringing associated with the transformer leakage inductance. Rigorous comparison of the utilization of the flyback transformer with the transformers of buck-derived circuits is difficult because of the different functions performed by these elements. The magnetizing current of the flyback transformer is unipolar, and hence no more than half of the core material $B-H$ loop can be utilized. The magnetizing current must contain a significant dc component. Yet, the size of the flyback transformer is quite small in designs intended to operate in the discontinuous conduction mode. However, DCM operation leads to increased peak currents in the transistor, diode, and filter capacitors. Continuous conduction mode designs require larger values of L_M , and hence larger flyback transformers, but the peak currents in the power-stage elements are lower.

6.3.5 Boost-Derived Isolated Converters

Transformer-isolated boost converters can be derived by inversion of the source and load of buck-derived isolated converters. A number of configurations are known, and two of these are briefly discussed here. These converters find some employment in high-voltage power supplies, as well as in low-harmonic rectifier applications.

A full-bridge configuration is diagrammed in Fig. 6.36, and waveforms for the continuous conduction mode are illustrated in Fig. 6.37. The circuit topologies during the first and second




Fig. 6.36 Full-bridge transformer-isolated boost converter




Fig. 6.37 Waveforms of the transformer-isolated full-bridge boost converter, CCM




Fig. 6.38 Push-pull isolated converters: (a) based on the boost converter, (b) based on the Watkins–Johnson converter

subintervals are equivalent to those of the basic nonisolated boost converter, and when the turns ratio is 1:1, the inductor current $i(t)$ and output current $i_o(t)$ waveforms are identical to the inductor current and diode current waveforms of the nonisolated boost converter.

During subinterval 1, all four transistors operate in the on state. This connects the inductor L across the dc input source V_g , and causes diodes D_1 and D_2 to be reverse-biased. The inductor current $i(t)$ increases with slope V_g/L , and energy is transferred from the dc source V_g to inductor L . During the second subinterval, transistors Q_2 and Q_3 operate in the off state, so that inductor L is connected via transistors Q_1 and Q_4 through the transformer and diode D_1 to the dc output. The next switching period is similar, except that during subinterval 2, transistors Q_1 and Q_4 operate in the off state, and inductor L is connected via transistors Q_2 and Q_3 through the transformer and diode D_2 to the dc output. If the transistor off-times and the diode forward drops are identical, then the average transformer voltage is zero, and the net volt-seconds applied to the transformer magnetizing inductance over two switching periods is zero.

Application of the principle of inductor volt-second balance to the inductor voltage waveform $v_L(t)$ yields

$$\langle v_L \rangle = D(V_g) + D' \left(V_g - \frac{V}{n} \right) = 0 \quad (6.48)$$

Solution for the conversion ratio $M(D)$ then leads to

$$M(D) = \frac{V}{V_g} = \frac{n}{D'} \quad (6.49)$$

This result is similar to the boost converter $M(D)$, with an added factor of n due to the transformer turns ratio.

The transistors must block the reflected load voltage $V/n = V_g/D'$. In practice, additional voltage is observed due to ringing associated with the transformer leakage inductance. Because the instantaneous transistor current is limited by inductor L , saturation of the transformer due to small imbalances in the semiconductor forward voltage drops or conduction times is not catastrophic. Indeed, control schemes are known in which the transformer is purposely operated in saturation during subinterval 1 [53, 55].

A push-pull configuration is depicted in Fig. 6.38a. This configuration requires only two transistors, each of which must block voltage $2V/n$. Operation is otherwise similar to that of the full-bridge. During subinterval 1, both transistors conduct. During subinterval 2, one of the transistors operates in the off state, and energy is transferred from the inductor through the transformer and one of the diodes to the output. Transistors conduct during subinterval 2 during alternate switching periods, such that transformer volt-second balance is maintained. A similar push-pull version of the Watkins–Johnson converter, converter 6 of Fig. 6.15, is illustrated in Fig. 6.38b.

6.3.6 Isolated Versions of the SEPIC and the Ćuk Converter

The artifice used to obtain isolation in the flyback converter can also be applied to the SEPIC and inverse-SEPIC. Referring to Fig. 6.39a, inductor L_2 can be realized using two windings, leading to the isolated SEPIC of Fig. 6.39b. An equivalent circuit is given in Fig. 6.39c. It can be seen that the magnetizing inductance performs the energy storage function of the original inductor L_2 . In addition, the ideal transformer provides isolation and a turns ratio.

Typical primary and secondary winding current waveforms $i_p(t)$ and $i_s(t)$ are portrayed in Fig. 6.40, for the continuous conduction mode. The magnetic device must function as both a flyback transformer and also a conventional two-winding transformer. During subinterval 1, while transistor Q_1 conducts, the magnetizing current flows through the primary winding, and the secondary winding current is zero. During subinterval 2, while diode D_1 conducts, the magnetizing current flows through the secondary winding to the load. In addition, the input inductor current i_1 flows through the primary winding. This induces an additional component of secondary current i_1/n , which also flows to the load. So design of the SEPIC transformer is somewhat unusual, and the rms winding currents are larger than those of the flyback transformer.

By application of the principle of volt-second balance to inductors L_1 and L_M , the conversion ratio can be shown to be

$$M(D) = \frac{V}{V_g} = \frac{nD}{D'} \quad (6.50)$$

Ideally, the transistor must block voltage V_g/D' . In practice, additional voltage is observed due to ringing associated with the transformer leakage inductance.

An isolated version of the inverse-SEPIC is shown in Fig. 6.41. Operation and design of the transformer is similar to that of the SEPIC.

Isolation in the Ćuk converter is obtained in a different manner [58]. The basic nonisolated Ćuk converter is illustrated in Fig. 6.42a. In Fig. 6.42b, capacitor C_1 is split into two series capacitors C_{1a} and C_{1b} . A transformer can now be inserted between these capacitors, as indicated in Fig. 6.42c. The polarity marks have been reversed, so that a positive output voltage is obtained.




Fig. 6.39 Obtaining isolation in the SEPIC: (a) basic nonisolated converter, (b) isolated SEPIC, (c) with transformer equivalent circuit model

Having capacitors in series with the transformer primary and secondary windings ensures that no dc voltage is applied to the transformer. The transformer functions in a conventional manner, with small magnetizing current and negligible energy storage within the magnetizing inductance.

Utilization of the transformer of the Ćuk converter is quite good. The magnetizing current can be both positive and negative, and hence the entire core $B-H$ loop can be utilized if desired. There are no center-tapped windings, and all of the copper is effectively utilized. The transistor must block voltage V_g/D' , plus some additional voltage due to ringing associated with the transformer leakage inductance. The conversion ratio is identical to that of the isolated SEPIC, Eq. (6.50).

The isolated SEPIC and Ćuk converter find application as switching power supplies, typically at power levels of several hundred watts. They also find use as ac–dc low-harmonic rectifiers.




Fig. 6.40 Waveforms of the isolated SEPIC, continuous conduction mode




Fig. 6.41 Isolated inverse-SEPIC

1. The boost converter can be viewed as an inverse buck converter, while the buck-boost and Cuk converters arise from cascade connections of buck and boost converters. The properties of these converters are consistent with their origins. Ac outputs can be obtained by differential connection of the load. An infinite number of converters are possible, and several are listed in this chapter.
2. For understanding the operation of most converters containing transformers, the transformer can be modeled as a magnetizing inductance in parallel with an ideal transformer. The mag-

6.4 Summary of Key Points





Fig. 6.42 Obtaining isolation in the Ćuk converter: (a) basic nonisolated Ćuk converter, (b) splitting capacitor C_1 into two series capacitors, (c) insertion of transformer between capacitors

netizing inductance must obey all of the usual rules for inductors, including the principle of volt-second balance.

3. The steady-state behavior of transformer-isolated converters may be understood by first replacing the transformer with the magnetizing-inductance-plus-ideal-transformer equivalent circuit. The techniques developed in the previous chapters can then be applied, including use of inductor volt-second balance and capacitor charge balance to find dc currents and voltages, use of equivalent circuits to model losses and efficiency, and analysis of the discontinuous conduction mode.
4. In the full-bridge, half-bridge, and push-pull isolated versions of the buck and/or boost converters, the transformer frequency is twice the output ripple frequency. The transformer is reset while it transfers energy: the applied voltage polarity alternates on successive switching periods.
5. In the conventional forward converter, the transformer is reset while the transistor is off. The transformer magnetizing inductance operates in the discontinuous conduction mode, and the maximum duty cycle is limited.
6. The flyback converter is based on the buck-boost converter. The flyback transformer is actually a two-winding inductor, which stores and transfers energy.

PROBLEMS

Fig. 6.43 Tapped-inductor boost converter, Problem 6.1



- 6.1** Tapped-inductor boost converter. The boost converter is sometimes modified as illustrated in Fig. 6.43, to obtain a larger conversion ratio than would otherwise occur. The inductor winding contains a total of $(n_1 + n_2)$ turns. The transistor is connected to a tap placed n_1 turns from the left side of the inductor, as shown. The tapped inductor can be viewed as a two-winding $(n_1 : n_2)$ transformer, in which the two windings are connected in series. The inductance of the entire $(n_1 + n_2)$ turn winding is L .
- Sketch an equivalent circuit model for the tapped inductor, which includes a magnetizing inductance and an ideal transformer. Label the values of the magnetizing inductance and turns ratio.
 - Determine an analytical expression for the conversion ratio $M = V/V_g$. You may assume that the transistor, diode, tapped inductor, and capacitor are lossless. You may also assume that the converter operates in continuous conduction mode.
 - Sketch $M(D)$ vs. D for $n_1 = n_2$, and compare to the nontapped ($n_2 = 0$) case.
- 6.2** Analysis of the DCM flyback converter. The flyback converter of Fig. 6.32d operates in the discontinuous conduction mode.
- Model the flyback transformer as a magnetizing inductance in parallel with an ideal transformer, and sketch the converter circuits during the three subintervals.
 - Derive the conditions for operation in discontinuous conduction mode.
 - Solve the converter: derive expressions for the steady-state output voltage V and subinterval 2 (diode conduction interval) duty cycle D_2 .
- 6.3** Analysis of the isolated inverse-SEPIC of Fig. 6.41. You may assume that the converter operates in the continuous conduction mode, and that all inductor current ripples and capacitor voltage ripples are small.
- Derive expressions for the dc components of the magnetizing current, inductor current, and capacitor voltages.
 - Derive analytical expressions for the rms values of the primary and secondary winding currents. Note that these quantities do not simply scale by the turns ratio.
- 6.4** The two-transistor flyback converter. The converter of Fig. 6.44 is sometimes used when the dc input voltage is high. Transistors Q_1 and Q_2 are driven with the same gating signal, such that they turn on and off simultaneously with the same duty cycle D . Diodes D_1 and D_2 ensure that the off-state voltages of the transistors do not exceed V_g . The converter operates in discontinuous conduction mode. The magnetizing inductance, referred to the primary side, is L_M .




Fig. 6.44 Two-transistor flyback converter, Problem 6.4

- (a) Determine an analytical expression for the steady-state output voltage V .
 (b) Over what range of duty cycles does the transformer reset properly? Explain.
- 6.5** A nonideal flyback converter. The flyback converter shown in Fig. 6.32d operates in the continuous conduction mode. The MOSFET has on-resistance R_{on} , and the diode has a constant forward voltage drop V_D . The flyback transformer has primary winding resistance R_p and secondary winding resistance R_s .
- (a) Derive a complete steady-state equivalent circuit model, which is valid in the continuous conduction mode, and which correctly models the loss elements listed above as well as the converter input and output ports. Sketch your equivalent circuit.
 (b) Derive an analytical expression for the converter efficiency.
- 6.6** A low-voltage computer power supply with synchronous rectification. The trend in digital integrated circuits is towards lower power supply voltages. It is difficult to construct a high-efficiency low-voltage power supply, because the conduction loss arising in the secondary-side diodes becomes very large. The objective of this problem is to estimate how the efficiency of a forward converter varies as the output voltage is reduced, and to investigate the use of synchronous rectifiers.
- The forward converter of Fig. 6.24 operates from a dc input of $V_g = 325$ V, and supplies 20 A to its dc load. Consider three cases: (i) $V = 5$ V, (ii) $V = 3.3$ V, and (iii) $V = 1.5$ V. For each case, the turns ratio n_3/n_1 is chosen such that the converter produces the required output voltage at a transistor duty cycle of $D = 0.4$. The MOSFET has on-resistance $R_{on} = 5 \Omega$. The secondary-side Schottky diodes have forward voltage drops of $V_F = 0.5$ V. All other elements can be considered ideal.
- (a) Derive an equivalent circuit for the forward converter, which models the semiconductor conduction losses described above.
 (b) Solve your model for cases (i), (ii), and (iii) described above. For each case, determine numerical values of the turns ratio n_3/n_1 and for the efficiency η .
 (c) The secondary-side Schottky diodes are replaced by MOSFETs operating as synchronous rectifiers. The MOSFETs each have an on-resistance of $4 \text{ m}\Omega$. Determine the new numerical values of the turns ratio n_3/n_1 and the efficiency η , for cases (i), (ii), and (iii).
- 6.7** Rotation of switching cells. A network containing switches and reactive elements has terminals a , b , and c , as illustrated in Fig. 6.45a. You are given that the relationship between the terminal voltages is $V_{bc}/V_{ac} = \mu(D)$.





Fig. 6.45 Rotation of three-terminal switching cells, Problem 6.7

- (a) Derive expressions for the source-to-load conversion ratio $V/V_g = M(D)$, in terms of $\mu(D)$, for the following three connection schemes:
- a - A b - B c - C
 - a - B b - C c - A
 - a - C b - A c - B
- (b) Consider the three-terminal network of Fig. 6.45b. Determine $\mu(D)$ for this network. Plug your answer into your results from part (a), to verify that the buck, boost, and buck-boost converters are generated.
- (c) Consider the three-terminal network of Fig. 6.45c. Determine $\mu(D)$ for this network. Plug your answer into your results from part (a). What converters are generated?
- 6.8** Transformer-isolated current-sense circuit. It is often required that the current flowing in a power transistor be sensed. A noninductive resistor R placed in series with the transistor will produce a voltage $v(t)$ that is proportional to the transistor drain current $i_D(t)$. Use of a transformer allows isolation between the power transistor and the control circuit. The transformer turns ratio also allows reduction of the current and power loss and increase of the voltage of the resistor. This problem is concerned with design of the transformer-isolated current-sense circuit of Fig. 6.46.
- The transformer has a single-turn primary and an n -turn secondary winding. The transistor switches on and off with duty cycle D and switching frequency f_s . While the transistor conducts, its current is essentially constant and is equal to I . Diodes D_1 and D_2 are conventional silicon diodes having forward voltage drop V_D . Diode D_Z is a Zener diode, which can be modeled as a voltage source of value V_Z , with the polarity indicated in the fig-

Fig. 6.46 Transformer-isolated circuit for sensing the transistor switch current, Problem 6.8



ure. For a proper design, the circuit elements should be chosen such that the transformer magnetizing current, in conjunction with diode D_2 , operates in discontinuous conduction mode. In a good design, the magnetizing current is much smaller than the transistor current. Three subintervals occur during each switching period: subinterval 1, in which Q_1 and D_1 conduct; subinterval 2, in which D_2 and D_Z conduct; subinterval 3, in which Q_1 , D_1 and D_2 are off.

- (a) Sketch the current-sense circuit, replacing the transformer and zener diode by their equivalent circuits.
- (b) Sketch the waveforms of the transistor current $i_D(t)$, the transformer magnetizing current $i_M(t)$, the primary winding voltage, and the voltage $v(t)$. Label salient features.
- (c) Determine the conditions on the Zener voltage V_Z that ensure that the transformer magnetizing current is reset to zero before the end of the switching period.
- (d) You are given the following specifications:

| | |
|-------------------------|---------------------------------|
| Switching frequency | $f_s = 100 \text{ kHz}$ |
| Transistor duty cycle | $D \leq 0.75$ |
| Transistor peak current | $\max i_D(t) \leq 25 \text{ A}$ |

The output voltage $v(t)$ should equal 5 V when the transistor current is 25 A. To avoid saturating the transformer core, the volt-seconds applied to the single-turn primary winding while the transistor conducts should be no greater than 2 volt- μsec . The silicon diode forward voltage drops are $V_D = 0.7 \text{ V}$.

Design the circuit: select values of R , n , and V_Z .

- 6.9** Optimal reset of the forward converter transformer. As illustrated in Fig. 6.47, it is possible to reset the transformer of the forward converter using a voltage source other than the dc input V_g ; several such schemes appear in the literature. By optimally choosing the value of the reset voltage V_r , the peak voltage stresses imposed on transistor Q_1 and diode D_2 can be reduced. The maximum duty cycle can also be increased, leading to a lower transformer turns ratio and lower transistor current. The resulting improvement in converter cost and efficiency can be significant when the dc input voltage varies over a wide range.

- (a) As a function of V_g , the transistor duty cycle D , and the transformer turns ratios, what is the minimum value of V_r that causes the transformer magnetizing current to be reset to zero by the end of the switching period?
- (b) For your choice of V_r from part (a), what is the peak voltage imposed on transistor Q_1 ?




Fig. 6.47 Forward converter with auxiliary reset winding, Problem 6.9

This converter is to be used in a universal-input off-line application, with the following specifications. The input voltage V_g can vary between 127 and 380 V. The load voltage is regulated by variation of the duty cycle, and is equal to 12 V. The load power is 480 W.

- (c) Choose the turns ratio n_3/n_1 such that the total active switch stress is minimized. For your choice of n_3/n_1 , over what range will the duty cycle vary? What is the peak transistor current?
- (d) Compare your design of Part (c) with the conventional scheme in which $n_1 = n_2$ and $V_r = V_g$. Compare the worst-case peak transistor voltage and peak transistor current.
- (e) Suggest a way to implement the voltage source V_r . Give a schematic of the power stage components of your implementation. Use a few sentences to describe the control-circuit functions required by your implementation, if any.




Fig. 6.48 Forward converter of Problem 6.10

- 6.10** In the converter illustrated in Fig. 6.48, the transformer has magnetizing inductance L_M referred to the primary side, and has turns ratio $1 : n$. It is desired that all elements operate

in the continuous conduction mode (CCM) over the range $0 \leq D < 1$. This mode is defined as follows: each switching period contains two subintervals numbered 1 and 2; in the schematic illustrated in Fig. 6.48, switches labeled “1” conduct during subinterval 1 for time DT_s , and switches labeled “2” conduct during subinterval 2 for time $(1 - D)T_s$.

- (a) Solve the converter in steady state, to find the dc components of both capacitor voltages and both inductor currents.
- (b) Sketch both capacitor voltage waveforms and both inductor current waveforms, including dc components and ripples.
- (c) Show how to realize the switches using BJTs and diodes, so that the converter operates in CCM over the range $0 \leq D < 1$.
- (d) Does the transformer reset properly (*i.e.*, do the volt-seconds balance on L_M) for $D > 0.5$? Explain.

6.11 A flyback converter with core loss and diode reverse recovery




Fig. 6.49 Flyback converter




Fig. 6.50 Transformer equivalent circuit model, with core loss modeled by element R_M

A flyback converter is illustrated in Fig. 6.49. This converter operates in continuous conduction mode. The following two loss mechanisms are significant in this converter: diode reverse recovery, and transformer core loss. All other loss mechanisms can be ignored.

- The silicon diode D_1 has reverse recovery time t_r and recovered charge Q_r . You may model these parameters as being independent of current.

- The transformer core loss may be modeled using a resistor R_M in parallel with the magnetizing inductance L_M . This leads to the transformer equivalent circuit illustrated in Fig. 6.50.
- (a) Derive a dc equivalent circuit model for this converter. Your model should include the effects of the diode reverse-recovery process and the transformer core loss.
 (b) Derive an expression for the converter efficiency. It is not necessary to eliminate V_g , V , and I_M from your answer to this part.
 (c) The element values are $V_g = 24$ V, $f_s = 100$ kHz, $R = 15 \Omega$, $D = 0.4$, $n = 2$, $R_M = 240 \Omega$, $Q_r = 0.75 \mu\text{Coul}$, $t_r = 75$ nsec. Compute the efficiency and the output voltage.
- 6.12** Design of a multiple-output dc–dc flyback converter. For this problem, you may neglect all losses and transformer leakage inductances. It is desired that the three-output flyback converter shown in Fig. 6.51 operates in the discontinuous conduction mode, with a switching frequency of $f_s = 100$ kHz. The nominal operating conditions are given in the diagram, and you may assume that there are no variations in the input voltage or the load currents. Select $D_3 = 0.1$ (the duty cycle of subinterval 3, in which all semiconductors are off). The objective of this problem is to find a good steady-state design, in which the semiconductor peak blocking voltages and peak currents are reasonably low.




Fig. 6.51 Three-output flyback converter design, Problem 6.12

- (a) It is possible to find a design in which the transistor peak blocking voltage is less than 300 V, and the peak diode blocking voltages are all less than 35 V, under steady-state conditions. Design the converter such that this is true. Specify: (i) the transistor duty cycle D , (ii) the magnetizing inductance L_M , referred to the primary, (iii) the turns ratios n_1/n_p and n_3/n_p .
 (b) For your design of part (a), determine the rms currents of the four windings. Note that they do not simply scale by the turns ratios.

Part II

Converter Dynamics and Control



AC Equivalent Circuit Modeling

7.1 Introduction

Converter systems invariably require feedback. For example, in a typical dc–dc converter application, the output voltage $v(t)$ must be kept constant, regardless of changes in the input voltage $v_g(t)$ or in the effective load resistance R . This is accomplished by building a circuit that varies the converter control input [i.e., the duty cycle $d(t)$] in such a way that the output voltage $v(t)$ is regulated to be equal to a desired reference value v_{ref} . In inverter systems, a feedback loop causes the output voltage to follow a sinusoidal reference voltage. In modern low-harmonic rectifier systems, a control system causes the converter input current to be proportional to the input voltage, such that the input port presents a resistive load to the ac source. So feedback is commonly employed.

A typical dc–dc system incorporating a buck converter and feedback loop block diagram is illustrated in Fig. 7.1. It is desired to design this feedback system in such a way that the output voltage is accurately regulated, and is insensitive to disturbances in $v_g(t)$ or in the load current. In addition, the feedback system should be stable, and properties such as transient overshoot, settling time, and steady-state regulation should meet specifications. The ac modeling and design of converters and their control systems such as Fig. 7.1 is the subject of Part II of this book.

To design the system of Fig. 7.1, we need a dynamic model of the switching converter. How do variations in the power input voltage, the load current, or the duty cycle affect the output voltage? What are the small-signal transfer functions? To answer these questions, we will extend the steady-state models developed in Chaps. 2 and 3 to include the dynamics introduced by the inductors and capacitors of the converter. Dynamics of converters operating in the continuous conduction mode can be modeled using techniques quite similar to those of Chaps. 2 and 3; the resulting ac equivalent circuits bear a strong resemblance to the dc equivalent circuits derived in Chap. 3.

Modeling is the representation of physical phenomena by mathematical means. In engineering, it is desired to model the important dominant behavior of a system, while neglecting other insignificant phenomena. Simplified terminal equations of the component elements are used, and many aspects of the system response are neglected altogether, that is, they are “unmodeled.” The resulting simplified model yields physical insight into the system behavior, which aids the




Fig. 7.1 A simple dc–dc regulator system, including a buck converter power stage and a feedback network

engineer in designing the system to operate in a given specified manner. Thus, the modeling process involves use of approximations to neglect small but complicating phenomena, in an attempt to understand what is most important. Once this basic insight is gained, it may be desirable to carefully refine the model, by accounting for some of the previously ignored phenomena. It is a fact of life that real, physical systems are complex, and their detailed analysis can easily lead to an intractable and useless mathematical mess. Approximate models are an important tool for gaining understanding and physical insight.

As discussed in Chap. 2, the switching ripple is small in a well-designed converter operating in continuous conduction mode (CCM). Hence, we should ignore the switching ripple, and model only the underlying ac variations in the converter waveforms. For example, suppose that some ac variation is introduced into the control signal $v_c(t)$, such that

$$v_c(t) = V_c + V_{cm} \cos \omega_m t \quad (7.1)$$

where V_c and V_{cm} are constants, $|V_{cm}| \ll V_c$, and the modulation frequency ω_m is much smaller than the converter switching frequency $\omega_s = 2\pi f_s$. This control signal is fed into a pulse-width modulator (PWM) that generates a gate drive signal having switching frequency $f_s = 1/T_s$ and whose duty cycle during each switching period depends on the control signal $v_c(t)$ applied during that period. The resulting transistor gate drive signal is illustrated in Fig. 7.2a, and typical buck–boost converter inductor current and output voltage waveforms $i_L(t)$ and $v(t)$ are illustrated in Fig. 7.2b. The spectrum of $v(t)$ is illustrated in Fig. 7.3. This spectrum contains components at the switching frequency as well as its harmonics and sidebands; these components are small in magnitude if the switching ripple is small. In addition, the spectrum contains a low-frequency




Fig. 7.2 Ac variation of the converter signals: (a) control signal $v_c(t)$ and transistor gate drive logic signal, in which the duty cycle varies slowly; (b) the resulting inductor current waveform; (c) the resulting output voltage waveform. Both the actual waveforms $i_L(t)$ and $v(t)$, as well as their averaged, low-frequency components $\langle i_L(t) \rangle_{T_s}$ and $\langle v(t) \rangle_{T_s}$ are illustrated




Fig. 7.3 Spectrum of the output voltage waveform $v(t)$ of Fig. 7.2

component at the modulation frequency ω_m . The magnitude and phase of this component depend not only on the control signal and duty-cycle variation, but also on the frequency response of the converter. If we neglect the switching ripple, then this low-frequency component remains [also illustrated in Fig. 7.2c]. The objective of our ac modeling efforts is to predict this low-frequency component.

A simple method for deriving the small-signal model of CCM converters is explained in Sect. 7.2. The switching ripples in the inductor current and capacitor voltage waveforms are removed by averaging over one switching period. Hence, the low-frequency components of the inductor and capacitor waveforms are modeled by equations of the form

$$\begin{aligned} L \frac{d\langle i_L(t) \rangle_{T_s}}{dt} &= \langle v_L(t) \rangle_{T_s} \\ C \frac{d\langle v_C(t) \rangle_{T_s}}{dt} &= \langle i_C(t) \rangle_{T_s} \end{aligned} \quad (7.2)$$

where $\langle x(t) \rangle_{T_s}$ denotes the average of $x(t)$ over an interval of length T_s :

$$\langle x(t) \rangle_{T_s} = \frac{1}{T_s} \int_{t-T_s/2}^{t+T_s/2} x(\tau) d\tau \quad (7.3)$$

So we will employ the basic approximation of removing the high-frequency switching ripple by averaging over one switching period. Yet the average value is allowed to vary from one switching period to the next, such that low-frequency variations are modeled. In effect, the “moving average” of Eq. (7.3) constitutes low-pass filtering of the waveform. A few of the numerous references on averaged modeling of switching converters are listed at the end of this chapter [15–17, 46, 61–76].

Note that the principles of inductor volt-second balance and capacitor charge balance predict that the right-hand sides of Eqs. (7.2) are zero when the converter operates in equilibrium. Equations (7.2) describe how the inductor currents and capacitor voltages change when nonzero average inductor voltage and capacitor current are applied over a switching period.

The averaged inductor voltage and capacitor currents of Eq. (7.2) are, in general, nonlinear functions of the signals in the converter, and hence Eqs. (7.2) constitute a set of nonlinear differential equations. Indeed, the spectrum in Fig. 7.3 also contains harmonics of the modulation frequency ω_m . In most converters, these harmonics become significant in magnitude as the modulation frequency ω_m approaches the switching frequency ω_s , or as the modulation amplitude D_m approaches the quiescent duty cycle D . Nonlinear elements are not uncommon in electrical engineering; indeed, all semiconductor devices exhibit nonlinear behavior. To obtain a linear model that is easier to analyze, we usually construct a small-signal model that has been linearized about a quiescent operating point, in which the harmonics of the modulation or excitation frequency are neglected. As an example, Fig. 7.4 illustrates linearization of the familiar diode i – v characteristic shown in Fig. 7.4b. Suppose that the diode current $i(t)$ has a quiescent (dc) value I and a signal component $\hat{i}(t)$. As a result, the voltage $v(t)$ across the diode has a quiescent value V and a signal component $\hat{v}(t)$. If the signal components are small compared to the quiescent values,

$$|\hat{v}| \ll |V|, |\hat{i}| \ll |I| \quad (7.4)$$

then the relationship between $\hat{v}(t)$ and $\hat{i}(t)$ is approximately linear, $\hat{v}(t) = r_D \hat{i}(t)$. The conductance $1/r_D$ represents the slope of the diode characteristic, evaluated at the quiescent operating point. The small-signal equivalent circuit model of Fig. 7.4c describes the diode behavior for small variations around the quiescent operating point.

An example of a nonlinear converter characteristic is the dependence of the steady-state output voltage V of the buck–boost converter on the duty cycle D , illustrated in Fig. 7.5. Suppose that the converter operates with some dc output voltage, say, $V = -V_g$, corresponding to a





Fig. 7.4 Small-signal equivalent circuit modeling of the diode: (a) a nonlinear diode conducting current i ; (b) linearization of the diode characteristic around a quiescent operating point; (c) a linearized small-signal model



quiescent duty cycle of $D = 0.5$. Duty-cycle variations \hat{d} about this quiescent value will excite variations \hat{v} in the output voltage. If the magnitude of the duty-cycle variation is sufficiently small, then we can compute the resulting output voltage variations by linearizing the curve. The slope of the linearized characteristic in Fig. 7.5 is chosen to be equal to the slope of the actual nonlinear characteristic at the quiescent operating point; this slope is the dc control-to-output gain of the converter. The linearized and nonlinear characteristics are approximately equal in value provided that the duty-cycle variations \hat{d} are sufficiently small.

Although it illustrates the process of small-signal linearization, the buck-boost example of Fig. 7.5 is oversimplified. The inductors and capacitors of the converter cause the gain to exhibit a frequency response. To correctly predict the poles and zeroes of the small-signal transfer functions, we must linearize the converter averaged differential equations, Eqs. (7.2). This is done in Sect. 7.2. A small-signal ac equivalent circuit can then be constructed using the methods




Fig. 7.6 Small-signal ac equivalent circuit model of the buck-boost converter

developed in Chap. 3. The resulting small-signal model of the buck-boost converter is illustrated in Fig. 7.6; this model can be solved using conventional circuit analysis techniques, to find the small-signal transfer functions, output impedance, and other frequency-dependent properties. In systems such as Fig. 6.51, the equivalent circuit model can be inserted in place of the converter. When small-signal models of the other system elements (such as the pulse-width modulator) are inserted, then a complete linearized system model is obtained. This model can be analyzed using standard linear techniques, such as the Laplace transform, to gain insight into the behavior and properties of the system.



Two well-known variants of the ac modeling method, state-space averaging and circuit averaging, are explained in Sect. 7.5 and Chap. 14. An extension of circuit averaging, known as *averaged switch modeling*, is also discussed in Chap. 14. Since the switches are the only elements that introduce switching harmonics, equivalent circuit models can be derived by averaging only the switch waveforms. The converter models suitable for analysis or simulation are obtained simply by replacing the switches with the averaged switch model. The averaged switch modeling technique can be extended to other modes of operation such as the discontinuous conduction mode, as well as to current-programmed control and to resonant converters. In Sect. 7.4, it is shown that the small-signal model of any dc-dc pulse-width modulated CCM converter can be written in a standard form. Called the *canonical model*, this equivalent circuit describes the basic physical functions that any of these converters must perform. A simple model of the pulse-width modulator circuit is described in Sect. 7.3.

These models are useless if you do not know how to apply them. So in Chap. 8, the frequency response of converters is explored, in a design-oriented and detailed manner. Small-signal transfer functions of the basic converters are tabulated. Bode plots of converter transfer functions and impedances are derived in a simple, approximate manner, which allows insight to be gained into the origins of the frequency response of complex converter systems.

These results are used to design converter control systems in Chap. 9 and input filters in Chap. 17. The modeling techniques are extended in Chaps. 15 and 18 to cover the discontinuous conduction mode and the current-programmed mode.

7.2 The Basic AC Modeling Approach

In this section, the steps in derivation of the small-signal ac model of a PWM converter are derived and explained. The key steps are: (a) development of the equations relating the low-frequency averages of the inductor and capacitor waveforms, with use of a dynamic version of the small-ripple approximation, (b) perturbation and linearization of the averaged equations, and (c) construction of an ac equivalent circuit model.

**Fig. 7.7** Buck-boost converter example**Fig. 7.8** Buck-boost converter circuit: (a) when the switch is in position 1, (b) when the switch is in position 2

The buck-boost converter of Fig. 7.7 is employed as an example. The analysis begins as usual, by determination of the voltage and current waveforms of the inductor and capacitor. When the switch is in position 1, the circuit of Fig. 7.8a is obtained. The inductor voltage and capacitor current are

$$v_L(t) = L \frac{di(t)}{dt} = v_g(t) \quad (7.5)$$

$$i_C(t) = C \frac{dv(t)}{dt} = -\frac{v(t)}{R} \quad (7.6)$$

With the switch in position 2, the circuit of Fig. 7.8b is obtained. Its inductor voltage and capacitor current are

$$v_L(t) = L \frac{di(t)}{dt} = v(t) \quad (7.7)$$

$$i_C(t) = C \frac{dv(t)}{dt} = -i(t) - \frac{v(t)}{R} \quad (7.8)$$

7.2.1 Averaging the Inductor and Capacitor Waveforms

We first derive the equation that governs how the averaged components of the inductor waveforms evolve with time. We know that the instantaneous inductor current and voltage are related by the definition

$$L \frac{di(t)}{dt} = v_L(t) \quad (7.9)$$

Is there a similar relationship between the averages of the inductor voltage and current? Let us compute the derivative of the average inductor current:

$$\frac{d\langle i(t) \rangle_{T_s}}{dt} = \frac{d}{dt} \left[\frac{1}{T_s} \int_{t-T_s/2}^{t+T_s/2} i(\tau) d\tau \right] \quad (7.10)$$

On the right side of this equation, we can interchange the order of differentiation and integration because the inductor current is continuous, and because its derivative $v_L(t)/L$ has a finite number of discontinuities over the period of integration. Hence, the above equation becomes

$$\frac{d\langle i(t) \rangle_{T_s}}{dt} = \frac{1}{T_s} \int_{t-T_s/2}^{t+T_s/2} \frac{di(\tau)}{d\tau} d\tau \quad (7.11)$$

Finally, we can use Eq. (7.9) to replace $di(\tau)/d\tau$ with $v_L(\tau)$:

$$\frac{d\langle i(t) \rangle_{T_s}}{dt} = \frac{1}{T_s} \int_{t-T_s/2}^{t+T_s/2} \frac{v_L(\tau)}{L} d\tau \quad (7.12)$$

This can be rearranged to obtain

$$L \frac{d\langle i(t) \rangle_{T_s}}{dt} = \langle v_L(t) \rangle_{T_s} \quad (7.13)$$

This result shows that average components of the inductor voltage and current follow the same defining equation (7.9), with no change in L and no additional terms.

We can employ a similar analysis to find the relationship between the average components of a capacitor voltage and current, with the following result:

$$C \frac{d\langle v(t) \rangle_{T_s}}{dt} = \langle i_C(t) \rangle_{T_s} \quad (7.14)$$

We next need to evaluate the right sides of the above two equations, by averaging the inductor voltage and capacitor current waveforms.

7.2.2 The Average Inductor Voltage and the Small-Ripple Approximation

The inductor voltage and current waveforms for the buck-boost converter example are illustrated in Fig. 7.9. It is desired to compute the average inductor voltage $\langle v_L(t) \rangle_{T_s}$ at some arbitrary time t . As illustrated in Fig. 7.9, the averaging interval extends over the interval beginning at $t - T_s/2$ and ending at $t + T_s/2$. For the example time illustrated, there is an interval of length dT_s in which the inductor voltage is $v_L = v_g$, and there are two intervals of total length $d'T_s$ in which the inductor voltage is $v_L = v$.

We now make the small-ripple approximation. But rather than replacing $v_g(t)$, $v(t)$, and $i(t)$ with their dc components V_g , V and I as in Chap. 2, we now replace them with their low-frequency averaged values $\langle v_g(t) \rangle_{T_s}$, $\langle v(t) \rangle_{T_s}$, and $\langle i(t) \rangle_{T_s}$, defined by Eq. (7.3). It is important to note that it is valid to apply the small-ripple approximation only to quantities that actually have small ripple and are nonpulsating; hence, we apply this approximation to the inductor currents, capacitor voltages, and independent sources that indeed have small ripple and are continuous functions of time.

The usefulness of the small-ripple approximation here is that we ignore the changes in these quantities during one switching period or during the averaging interval $(t - T_s/2, t + T_s/2)$. As in the steady-state case, the small-ripple approximation considerably simplifies the mathematics.




Fig. 7.9 Mechanics of evaluating the average inductor waveforms at some arbitrary time t : averaging the inductor voltage $v_L(t)$ and the inductor current $i(t)$

This approximation is valid provided that the natural frequencies of the circuit are sufficiently slower than the switching frequency, so that the ripples in the actual inductor current and capacitor voltage waveforms are indeed small.

With the small-ripple approximation, we can express the inductor voltage for the subinterval of length dT_s [Eq. (7.5)] as

$$v_L(t) = L \frac{di(t)}{dt} \approx \langle v_g(t) \rangle_{T_s} \quad (7.15)$$

In a similar manner, for the remaining subintervals of total length $d'T_s$ [Eq. (7.7)], we can express the inductor voltage as

$$v_L(t) = L \frac{di(t)}{dt} \approx \langle v(t) \rangle_{T_s} \quad (7.16)$$

The average inductor voltage is therefore

$$\langle v_L(t) \rangle_{T_s} = \frac{1}{T_s} \int_{t-T_s/2}^{t+T_s/2} v_L(\tau) d\tau \approx d(t) \langle v_g(t) \rangle_{T_s} + d'(t) \langle v(t) \rangle_{T_s} \quad (7.17)$$

Insertion of this expression into Eq. (7.13) leads to

$$L \frac{d\langle i(t) \rangle_{T_s}}{dt} = d(t) \langle v_g(t) \rangle_{T_s} + d'(t) \langle v(t) \rangle_{T_s} \quad (7.18)$$

This equation describes how the low-frequency components of the inductor current vary with time, and is the desired result.

7.2.3 Discussion of the Averaging Approximation

The averaging operator, Eq. (7.3), is repeated below:

$$\langle x(t) \rangle_{T_s} = \frac{1}{T_s} \int_{t-T_s/2}^{t+T_s/2} x(\tau) d\tau \quad (7.19)$$

Averaging is an artifice that facilitates the derivation of tractable equations describing the low-frequency dynamics of the switching converter. It removes the waveform components at the switching frequency and its harmonics, while preserving the magnitude and phase of the waveform low-frequency components. In this chapter, we replace the converter waveforms by their averages, to find models that describe the dynamic properties of switching converters operating in the continuous conduction mode. In later chapters of this text, this averaging operator is employed in other situations such as the discontinuous conduction mode or current-programmed control.

Figure 7.2 illustrates the inductor current and voltage waveforms of a buck–boost converter in which the duty cycle is varied sinusoidally. The waveform averages as computed by Eq. (7.19) are superimposed. It can be seen that the $\langle i(t) \rangle_{T_s}$ waveform indeed passes through the center of the actual $i(t)$ waveform. Additionally, an increase in $\langle v_L(t) \rangle_{T_s}$ causes an increase in the slope of $\langle i(t) \rangle_{T_s}$, as predicted by Eq. (7.13).

The averaging operator of Eq. (7.19) is a transformation that effectively performs a low-pass function to remove the switching ripple. Indeed, we can take the Laplace transformation of Eq. (7.19) to obtain:

$$\langle x(s) \rangle_{T_s} = G_{av}(s)x(s) \quad (7.20)$$

It can be shown that $G_{av}(s)$ is given by

$$G_{av}(s) = \frac{e^{sT_s/2} - e^{-sT_s/2}}{sT_s} \quad (7.21)$$

We can compute the effect of the averaging operator on a sinusoid of angular frequency ω by letting $s = j\omega$ in the above equation. The transfer function G_{av} then becomes

$$G_{av}(j\omega) = \frac{e^{j\omega T_s/2} - e^{-j\omega T_s/2}}{j\omega T_s} = \frac{\sin(\omega T_s/2)}{\omega T_s/2} \quad (7.22)$$

Figure 7.10 contains a plot of the magnitude (expressed in decibels) of Eq. 7.22 vs. frequency (for more information on frequency response plots, see Sect. 8.1). The averaging operator exhibits a low-frequency gain of 1 (or 0 dB), and a gain of zero (or $-\infty$ dB) at the switching frequency f_s and its harmonics. Equation (7.22) is purely real, and exhibits zero phase shift for frequencies less than the switching frequency. Thus, the averaging operator preserves the magnitude and phase of the low-frequency components of the waveform, while removing components at the switching frequency and its harmonics.

For frequencies f greater than approximately $f_s/3$, Fig. 7.10 exhibits substantial attenuation. This suggests that averaged models may not accurately predict transient responses at higher frequencies. The high-frequency dynamics of the discontinuous conduction mode is an example of this behavior, and is discussed further in Sect. 15.5.

Unlike the steady-state analyses of Chaps. 2 and 3, Fig. 7.9 is sketched at an arbitrary time t , with an averaging interval that does not necessarily begin when the transistor is switched on. This rigorous definition of averaging is important when modeling high-bandwidth control schemes such as the current-programmed mode of Chap. 18. The choice of averaging interval extending from $(t - T_s/2)$ to $(t + T_s/2)$ preserves the phase of the waveform, and therefore correctly predicts the behavior of current-programmed converters. It should also be noted that computing the average by integrating one half-cycle into the future [i.e., to $(t + T_s/2)$] does not violate any physical causality constraint, because this is merely a modeling artifice that is not implemented in a physical circuit.




Fig. 7.10 Frequency response of the averaging operator: $\|G_{av}(j\omega)\|$ given by Eq. (7.22)

We may also note that the result of Eq. (7.18) can be derived without such rigor. For derivation of continuous-time models of the continuous conduction mode, the same result is obtained regardless of whether the averaging interval begins at $(t - T_s/2)$ or at the instant when the transistor is switched on. For the remainder of this textbook, we will continue to employ the simpler arguments begun in Chap. 2, in which the averaging interval begins when the transistor is switched on. In later chapters, the more rigorous treatment will be employed when necessary, such as when modeling the high-frequency dynamics of current-programmed control.

7.2.4 Averaging the Capacitor Waveforms

A similar procedure leads to the capacitor dynamic equation. The capacitor voltage and current waveforms are sketched in Fig. 7.11. When the switch is in position 1, the capacitor current is given by

$$i_C(t) = C \frac{dv(t)}{dt} = -\frac{v(t)}{R} \approx -\frac{\langle v(t) \rangle_{T_s}}{R} \quad (7.23)$$

With the switch in position 2, the capacitor current is

$$i_C(t) = C \frac{dv(t)}{dt} = -i(t) - \frac{v(t)}{R} \approx -\langle i(t) \rangle_{T_s} - \frac{\langle v(t) \rangle_{T_s}}{R} \quad (7.24)$$

The average capacitor current can be found by averaging Eqs. (7.23) and (7.24); the result is

$$\langle i_C(t) \rangle_{T_s} = d(t) \left(-\frac{\langle v(t) \rangle_{T_s}}{R} \right) + d'(t) \left(-\langle i(t) \rangle_{T_s} - \frac{\langle v(t) \rangle_{T_s}}{R} \right) \quad (7.25)$$

Upon inserting this equation into Eq. (7.2) and collecting terms, one obtains




Fig. 7.11 Buck-boost converter waveforms: (a) capacitor current, (b) capacitor voltage

$$C \frac{d\langle v(t) \rangle_{T_s}}{dt} = -d'(t) \langle i(t) \rangle_{T_s} - \frac{\langle v(t) \rangle_{T_s}}{R} \quad (7.26)$$

This is the basic averaged equation which describes dc and low-frequency ac variations in the capacitor voltage.

7.2.5 The Average Input Current

In Chap. 3, it was found to be necessary to write an additional equation that models the dc component of the converter input current. This allowed the input port of the converter to be modeled by the dc equivalent circuit. A similar procedure must be followed here, so that low-frequency variations at the converter input port are modeled by the ac equivalent circuit.

For the buck-boost converter example, the current $i_g(t)$ drawn by the converter from the input source is equal to the inductor current $i(t)$ during the first subinterval, and zero during the second subinterval. By neglecting the inductor current ripple and replacing $i(t)$ with its averaged value $\langle i(t) \rangle_{T_s}$, we can express the input current as follows:

$$i_g(t) = \begin{cases} \langle i(t) \rangle_{T_s} & \text{during subinterval 1} \\ 0 & \text{during subinterval 2} \end{cases} \quad (7.27)$$

The input current waveform is illustrated in Fig. 7.12. Upon averaging over one switching period, one obtains




Fig. 7.12 Buck-boost converter waveforms: input source current $i_g(t)$

$$\langle i_g(t) \rangle_{T_s} = d(t) \langle i(t) \rangle_{T_s} \quad (7.28)$$

This is the basic averaged equation which describes dc and low-frequency ac variations in the converter input current.

7.2.6 Perturbation and Linearization

The buck-boost converter averaged equations, Eqs. (7.18), (7.26), and (7.28), are collected below:

$$\begin{aligned} L \frac{d\langle i(t) \rangle_{T_s}}{dt} &= d(t) \langle v_g(t) \rangle_{T_s} + d'(t) \langle v(t) \rangle_{T_s} \\ C \frac{d\langle v(t) \rangle_{T_s}}{dt} &= -d'(t) \langle i(t) \rangle_{T_s} - \frac{\langle v(t) \rangle_{T_s}}{R} \\ \langle i_g(t) \rangle_{T_s} &= d(t) \langle i(t) \rangle_{T_s} \end{aligned} \quad (7.29)$$

These equations are nonlinear because they involve the multiplication of time-varying quantities. For example, the capacitor current depends on the product of the control input $d'(t)$ and the low-frequency component of the inductor current, $\langle i(t) \rangle_{T_s}$. Multiplication of time-varying signals generates harmonics, and is a nonlinear process. Most of the techniques of ac circuit analysis, such as the Laplace transform and other frequency-domain methods, are not useful for nonlinear systems. So we need to linearize Eqs. (7.29) by constructing a small-signal model.

Suppose that we drive the converter at some steady-state, or quiescent, duty ratio $d(t) = D$, with quiescent input voltage $v_g(t) = V_g$. We know from our steady-state analysis of Chaps. 2 and 3 that, after any transients have subsided, the inductor current $\langle i(t) \rangle_{T_s}$, the capacitor voltage $\langle v(t) \rangle_{T_s}$, and the input current $\langle i_g(t) \rangle_{T_s}$ will reach the quiescent values I , V , and I_g , respectively, where

$$\begin{aligned} V &= -\frac{D}{D'} V_g \\ I &= -\frac{V}{D' R} \\ I_g &= DI \end{aligned} \quad (7.30)$$

Equations (7.30) are derived as usual via the principles of inductor volt-second and capacitor charge balance. They could also be derived from Eqs. (7.29) by noting that, in steady state, the derivatives must equal zero.

To construct a small-signal ac model at a quiescent operating point (I, V) , one assumes that the input voltage $v_g(t)$ and the duty cycle $d(t)$ are equal to some given quiescent values V_g and D , plus some superimposed small ac variations $\hat{v}_g(t)$ and $\hat{d}(t)$. Hence, we have

$$\begin{aligned} \langle v_g(t) \rangle_{T_s} &= V_g + \hat{v}_g(t) \\ d(t) &= D + \hat{d}(t) \end{aligned} \quad (7.31)$$

In response to these inputs, and after any transients have subsided, the averaged inductor current $\langle i(t) \rangle_{T_s}$, the averaged capacitor voltage $\langle v(t) \rangle_{T_s}$, and the averaged input current $\langle i_g(t) \rangle_{T_s}$ waveforms will be equal to the corresponding quiescent values I , V , and I_g , plus some superimposed small ac variations $\hat{i}(t)$, $\hat{v}(t)$, and $\hat{i}_g(t)$:

$$\begin{aligned}\langle i(t) \rangle_{T_s} &= I + \hat{i}(t) \\ \langle v(t) \rangle_{T_s} &= V + \hat{v}(t) \\ \langle i_g(t) \rangle_{T_s} &= I_g + \hat{i}_g(t)\end{aligned}\quad (7.32)$$

With the assumptions that the ac variations are small in magnitude compared to the dc quiescent values, or

$$\begin{aligned}|\hat{v}_g(t)| &\ll |V_g| \\ |\hat{d}(t)| &\ll |D| \\ |\hat{i}(t)| &\ll |I| \\ |\hat{v}(t)| &\ll |V| \\ |\hat{i}_g(t)| &\ll |I_g|\end{aligned}\quad (7.33)$$

then the nonlinear equations (7.29) can be linearized. This is done by inserting Eqs. (7.31) and (7.32) into Eq. (7.29). For the inductor equation, one obtains

$$L \frac{d(I + \hat{i}(t))}{dt} = (D + \hat{d}(t))(V_g + \hat{v}_g(t)) + (D' - \hat{d}(t))(V + \hat{v}(t)) \quad (7.34)$$

It should be noted that the complement of the duty cycle is given by

$$d'(t) = (1 - d(t)) = 1 - (D + \hat{d}(t)) = D' - \hat{d}(t) \quad (7.35)$$

where $D' = 1 - D$. The minus sign arises in the expression for $d'(t)$ because a $d(t)$ variation that causes $d(t)$ to increase will cause $d'(t)$ to decrease.

By multiplying out Eq. (7.34) and collecting terms, one obtains

$$L \left(\frac{dI}{dt} + \frac{d\hat{i}(t)}{dt} \right) = \underbrace{(DV_g + D'V)}_{\text{Dc terms}} + \underbrace{\left(D\hat{v}_g(t) + D'\hat{v}(t) + (V_g - V)\hat{d}(t) \right)}_{\substack{\text{1}^{\text{st}} \text{ order ac terms} \\ (\text{linear})}} + \underbrace{\hat{d}(t)(\hat{v}_g(t) - \hat{v}(t))}_{\substack{\text{2}^{\text{nd}} \text{ order ac terms} \\ (\text{nonlinear})}} \quad (7.36)$$

The derivative of I is zero, since I is by definition a dc (constant) term. For the purposes of deriving a small-signal ac model, the dc terms can be considered known constant quantities. On the right-hand side of Eq. (7.36), three types of terms arise:

Dc terms: These terms contain dc quantities only.

First-order ac terms: Each of these terms contains a single ac quantity, usually multiplied by a constant coefficient such as a dc term. These terms are linear functions of the ac variations.

Second-order ac terms: These terms contain the products of ac quantities. Hence they are nonlinear, because they involve the multiplication of time-varying signals.

It is desired to neglect the nonlinear ac terms. Provided that the small-signal assumption, Eq. (7.33), is satisfied, then each of the second-order nonlinear terms is much smaller in magnitude than one or more of the linear first-order ac terms. For example, the second-order ac term $\hat{d}(t)\hat{v}_g(t)$ is much smaller in magnitude than the first-order ac term $D\hat{v}_g(t)$ whenever $|\hat{d}(t)| \ll D$. So we can neglect the second-order terms. Also, by definition [or by use of Eq. (7.30)], the dc terms on the right-hand side of the equation are equal to the dc terms on the left-hand side, or zero.

We are left with the first-order ac terms on both sides of the equation. Hence,

$$L \frac{d\hat{i}(t)}{dt} = D\hat{v}_g(t) + D'\hat{v}(t) + (V_g - V)\hat{d}(t) \quad (7.37)$$

This is the desired result: the small-signal linearized equation that describes variations in the inductor current.

The capacitor equation can be linearized in a similar manner. Insertion of Eqs. (7.31) and (7.32) into the capacitor equation of Eq. (7.29) yields

$$C \frac{d(V + \hat{v}(t))}{dt} = - (D' - \hat{d}(t))(I + \hat{i}(t)) - \frac{(V + \hat{v}(t))}{R} \quad (7.38)$$

Upon multiplying out Eq. (7.38) and collecting terms, one obtains

$$C \left(\frac{dV}{dt} + \frac{d\hat{v}(t)}{dt} \right) = \underbrace{\left(-D'I - \frac{V}{R} \right)}_{\text{Dc terms}} + \underbrace{\left(-D'\hat{i}(t) - \frac{\hat{v}(t)}{R} + Id'(t) \right)}_{\substack{\text{1}^{\text{st}} \text{ order ac terms} \\ (\text{linear})}} + \underbrace{\hat{d}(t)\hat{i}(t)}_{\substack{\text{2}^{\text{nd}} \text{ order ac term} \\ (\text{nonlinear})}} \quad (7.39)$$

By neglecting the second-order terms, and noting that the dc terms on both sides of the equation are equal, we again obtain a linearized first-order equation, containing only the first-order ac terms of Eq. (7.39):

$$C \frac{d\hat{v}(t)}{dt} = -D'\hat{i}(t) - \frac{\hat{v}(t)}{R} + I\hat{d}(t) \quad (7.40)$$

This is the desired small-signal linearized equation that describes variations in the capacitor voltage.

Finally, the equation of the average input current is also linearized. Insertion of Eqs. (7.31) and (7.32) into the input current equation of Eq. (7.29) yields

$$I_g + \hat{i}_g(t) = (D + \hat{d}(t))(l + \hat{i}(t)) \quad (7.41)$$

By collecting terms, we obtain

$$\underbrace{I_g}_{\text{Dc term}} + \underbrace{\hat{i}_g(t)}_{\text{1}^{\text{st}} \text{ order ac term}} = \underbrace{(DI)}_{\text{Dc term}} + \underbrace{\left(D\hat{i}(t) + I\hat{d}(t) \right)}_{\substack{\text{1}^{\text{st}} \text{ order ac terms} \\ (\text{linear})}} + \underbrace{\hat{d}(t)\hat{i}(t)}_{\substack{\text{2}^{\text{nd}} \text{ order ac term} \\ (\text{nonlinear})}} \quad (7.42)$$

We again neglect the second-order nonlinear terms. The dc terms on both sides of the equation are equal. The remaining first-order linear ac terms are

$$\hat{i}_g(t) = D\hat{i}(t) + I\hat{d}(t) \quad (7.43)$$

This is the linearized small-signal equation that describes the low-frequency ac components of the converter input current.

In summary, the nonlinear averaged equations of a switching converter can be linearized about a quiescent operating point. The converter independent inputs are expressed as constant (dc) values, plus small ac variations. In response, the converter averaged waveforms assume similar forms. Insertion of Eqs. (7.31) and (7.32) into the converter averaged nonlinear equations yields dc terms, linear ac terms, and nonlinear terms. If the ac variations are sufficiently small in magnitude, then the nonlinear terms are much smaller than the linear ac terms, and so can be neglected. The remaining linear ac terms comprise the small-signal ac model of the converter.

7.2.7 Construction of the Small-Signal Equivalent Circuit Model

Equations (7.37), (7.40), and (7.43) are the small-signal ac description of the ideal buck-boost converter, and are collected below:

$$\begin{aligned} L \frac{d\hat{i}(t)}{dt} &= D\hat{v}_g(t) + D'\hat{v}(t) + (V_g - V)\hat{d}(t) \\ C \frac{d\hat{v}(t)}{dt} &= -D'\hat{i}(t) - \frac{\hat{v}(t)}{R} + I\hat{d}(t) \\ \hat{i}_g(t) &= D\hat{i}(t) + I\hat{d}(t) \end{aligned} \quad (7.44)$$

In Chap. 3, we collected the averaged dc equations of a converter, and reconstructed an equivalent circuit that modeled the dc properties of the converter. We can use the same procedure here, to construct averaged small-signal ac models of converters.

The inductor equation of (7.44), or Eq. (7.37), describes the voltages around a loop containing the inductor. Indeed, this equation was derived by finding the inductor voltage via loop analysis, then averaging, perturbing, and linearizing. So the equation represents the voltages around a loop of the small-signal model, which contains the inductor. The loop current is the small-signal ac inductor current $\hat{i}(t)$. As illustrated in Fig. 7.13, the term $L\hat{i}(t)/dt$ represents the voltage across the inductor L in the small-signal model. This voltage is equal to three other voltage terms. $D\hat{v}_g(t)$ and $D'\hat{v}(t)$ represent dependent sources as shown. These terms will be combined into ideal transformers. The term $(V_g - V)\hat{d}(t)$ is driven by the control input $\hat{d}(t)$, and is represented by an independent source as shown.




Fig. 7.13 Circuit equivalent to the small-signal ac inductor loop equation of Eq. (7.44) or (7.37)

The capacitor equation of (7.44), or Eq. (7.40), describes the currents flowing into a node attached to the capacitor. This equation was derived by finding the capacitor current via node analysis, then averaging, perturbing, and linearizing. Hence, this equation describes the currents flowing into a node of the small-signal model, attached to the capacitor. As illustrated in Fig. 7.14, the term $Cd\hat{v}(t)/dt$ represents the current flowing through capacitor C in the small-signal model. The capacitor voltage is $\hat{v}(t)$. According to the equation, this current is equal to three other terms. The term $-D'\hat{i}(t)$ represents a dependent source, which will eventually be combined into an ideal transformer. The term $-\hat{v}(t)/R$ is recognized as the current flowing through the load resistor in the small-signal model. The resistor is connected in parallel with the capacitor, such that the ac voltage across the resistor R is $\hat{v}(t)$ as expected. The term $I\hat{d}(t)$ is driven by the control input $\hat{d}(t)$, and is represented by an independent source as shown.




Fig. 7.14 Circuit equivalent to the small-signal ac capacitor node equation of Eq. (7.44) or (7.40)




Fig. 7.15 Circuit equivalent to the small-signal ac input source current equation of Eq. (7.44) or (7.43)




Fig. 7.16 Buck-boost converter small-signal ac equivalent circuit: (a) the circuits of Figs. 7.13, 7.14, 7.15, collected together; (b) combination of dependent sources into effective ideal transformers, leading to the final model

Finally, the input current equation of (7.44), or Eq. (7.43), describes the small-signal ac current $\hat{i}_g(t)$ drawn by the converter out of the input voltage source $\hat{v}_g(t)$. This is a node equation which states that $\hat{i}_g(t)$ is equal to the currents in two branches, as illustrated in Fig. 7.15. The first branch, corresponding to the $D\hat{i}(t)$ term, is dependent on the ac inductor current $\hat{i}(t)$. Hence, we represent this term using a dependent current source; this source will eventually be incorporated into an ideal transformer. The second branch, corresponding to the $I\hat{d}(t)$ term, is driven by the control input $d(t)$, and is represented by an independent source as shown.

The circuits of Figs. 7.13, 7.14, and 7.15 are collected in Fig. 7.16a. As discussed in Chap. 3, the dependent sources can be combined into effective ideal transformers, as illustrated in Fig. 7.16b. The sinusoid superimposed on the transformer symbol indicates that the transformer

is ideal, and is part of the averaged small-signal ac model. So the effective dc transformer property of CCM dc–dc converters also influences small-signal ac variations in the converter signals.

The equivalent circuit of Fig. 7.16b can now be solved using techniques of conventional linear circuit analysis, to find the converter transfer functions, input and output impedances, etc. This is done in detail in the next chapter. Also, the model can be refined by inclusion of losses and other nonidealities—an example is given in Sect. 7.2.10.

7.2.8 Discussion of the Perturbation and Linearization Step

In the perturbation and linearization step, it is assumed that an averaged voltage or current consists of a constant (dc) component and a small-signal ac variation around the dc component. In Sect. 7.2.6, the linearization step was completed by neglecting nonlinear terms that correspond to products of the small-signal ac variations. In general, the linearization step amounts to taking the Taylor expansion of a nonlinear relation and retaining only the constant and linear terms. For example, the large-signal averaged equation for the inductor current in Eq. (7.29) can be written as:

$$L \frac{d\langle i(t) \rangle_{T_s}}{dt} = d(t)\langle v_g(t) \rangle_{T_s} + d'(t)\langle v(t) \rangle_{T_s} = f_1(\langle v_g(t) \rangle_{T_s}, \langle v(t) \rangle_{T_s}, d(t)) \quad (7.45)$$

Let us expand this expression in a three-dimensional Taylor series, about the quiescent operating point (V_g , V , D):

$$\begin{aligned} L \left(\frac{dI}{dt} + \frac{\hat{d}i(t)}{dt} \right) &= f_1(V_g, V, D) + \hat{v}_g(t) \left. \frac{\partial f_1(v_g, V, D)}{\partial v_g} \right|_{v_g=V_g} \\ &\quad + \hat{v}(t) \left. \frac{\partial f_1(V_g, v, D)}{\partial v} \right|_{v=V} + \hat{d}(t) \left. \frac{\partial f_1(V_g, V, d)}{\partial d} \right|_{d=D} \\ &\quad + \text{higher-order nonlinear terms} \end{aligned} \quad (7.46)$$

For simplicity of notation, the angle brackets denoting average values are dropped in the above equation. The derivative of I is zero, since I is by definition a dc (constant) term. Equating the dc terms on both sides of Eq. (7.46) gives

$$0 = f_1(V_g, V, D) \quad (7.47)$$

which is the volt-second balance relationship for the inductor. The coefficients with the linear terms on the right-hand side of Eq. (7.46) are found as follows:

$$\left. \frac{\partial f_1(v_g, V, D)}{\partial v_g} \right|_{v_g=V_g} = D \quad (7.48)$$

$$\left. \frac{\partial f_1(V_g, v, D)}{\partial v} \right|_{v=V} = D' \quad (7.49)$$

$$\left. \frac{\partial f_1(V_g, V, d)}{\partial d} \right|_{d=D} = V_g - V \quad (7.50)$$

Using (7.48), (7.49), and (7.50), neglecting higher-order nonlinear terms, and equating the linear ac terms on both sides of Eq. (7.46) give

$$L \frac{d\hat{i}(t)}{dt} = D\hat{v}_g(t) + D'\hat{v}(t) + (V_g - V)\hat{d}(t) \quad (7.51)$$

which is identical to Eq. (7.37) derived in Sect. 7.2.6. In conclusion, the linearization step can always be accomplished using the Taylor expansion.




Fig. 7.17 Small-signal modeling of nonlinear load characteristic: (a) schematic, (b) linearization of i - v characteristic

A similar approach can be employed to nonlinear loads in the small-signal model. Figure 7.17 depicts linearization of a nonlinear load characteristic in which

$$i = f(v) \quad (7.52)$$

We can expand this i - v characteristic in a Taylor series about the quiescent operating point (V, I) :

$$I + \hat{i} = f(V) + \hat{v} \left. \frac{df(v)}{dv} \right|_{v=V} + \text{higher-order nonlinear terms} \quad (7.53)$$

The small-signal terms are

$$\hat{i} = \frac{\hat{v}}{R} \quad (7.54)$$

where R is determined by the slope at the quiescent operating point:

$$\frac{1}{R} = \left. \frac{df(v)}{dv} \right|_{v=V} \quad (7.55)$$

The DC solution of the converter proceeds from the nonlinear load characteristic of Eq. (7.52) with $v = V$ and $i = I$. The small-signal ac model of the converter employs the linearized equation (7.54).

7.2.9 Results for Several Basic Converters

The equivalent circuit models for the buck, boost, and buck-boost converters operating in the continuous conduction mode are summarized in Fig. 7.18. The buck and boost converter models contain ideal transformers having turns ratios equal to the converter conversion ratio. The buck-boost converter contains ideal transformers having buck and boost conversion ratios; this is consistent with the derivation of Sect. 6.1.2 of the buck-boost converter as a cascade connection of buck and boost converters. When the load is nonlinear, the incremental load resistance




Fig. 7.18 Averaged small-signal ac models for several basic converters operating in continuous conduction mode: (a) buck, (b) boost, (c) buck-boost

of Eq. (7.55) is employed. These models can be solved to find the converter transfer functions, input and output impedances, inductor current variations, etc. By insertion of appropriate turns ratios, the equivalent circuits of Fig. 7.18 can be adapted to model the transformer-isolated versions of the buck, boost, and buck-boost converters, including the forward, flyback, and other converters.

7.2.10 Example: A Nonideal Flyback Converter

To illustrate that the techniques of the previous section are useful for modeling a variety of converter phenomena, let us next derive a small-signal ac equivalent circuit of a converter containing transformer isolation and resistive losses. An isolated flyback converter is illustrated in Fig. 7.19. The flyback transformer has magnetizing inductance L , referred to the primary winding, and turns ratio $1:n$. MOSFET Q_1 has on-resistance R_{on} . Other loss elements, as well as the transformer leakage inductances and the switching losses, are negligible. The ac modeling of this converter begins in a manner similar to the dc converter analysis of Sect. 6.3.4. The flyback transformer is replaced by an equivalent circuit consisting of the magnetizing inductance L in parallel with an ideal transformer, as illustrated in Fig. 7.20a.




Fig. 7.19 Flyback converter example

During the first subinterval, when MOSFET Q_1 conducts, diode D_1 is off. The circuit then reduces to Fig. 7.20b. The inductor voltage $v_L(t)$, capacitor current $i_C(t)$, and converter input current $i_g(t)$ are

$$\begin{aligned} v_L(t) &= v_g(t) - i(t)R_{on} \\ i_C(t) &= -\frac{v(t)}{R} \\ i_g(t) &= i(t) \end{aligned} \quad (7.56)$$

We next make the small-ripple approximation, replacing the voltages and currents with their average values as defined by Eq. (7.3), to obtain

$$\begin{aligned} v_L(t) &= \langle v_g(t) \rangle_{T_s} - \langle i(t) \rangle_{T_s} R_{on} \\ i_C(t) &= -\frac{\langle v(t) \rangle_{T_s}}{R} \\ i_g(t) &= \langle i(t) \rangle_{T_s} \end{aligned} \quad (7.57)$$

During the second subinterval, MOSFET Q_1 is off, diode D_1 conducts, and the circuit of Fig. 7.20c is obtained. Analysis of this circuit shows that the inductor voltage, capacitor current, and input current are given by

$$\begin{aligned} v_L(t) &= -\frac{v(t)}{n} \\ i_C(t) &= \frac{i(t)}{n} - \frac{v(t)}{R} \\ i_g(t) &= 0 \end{aligned} \quad (7.58)$$

The small-ripple approximation leads to

$$\begin{aligned} v_L(t) &= \frac{\langle v(t) \rangle_{T_s}}{n} \\ i_C(t) &= \frac{-\langle i(t) \rangle_{T_s}}{n} - \frac{\langle v(t) \rangle_{T_s}}{R} \\ i_g(t) &= 0 \end{aligned} \quad (7.59)$$




Fig. 7.20 Flyback converter example: (a) incorporation of transformer equivalent circuit, (b) circuit during subinterval 1, (c) circuit during subinterval 2

The inductor voltage and current waveforms are sketched in Fig. 7.21. The average inductor voltage can now be found by averaging the waveform of Fig. 7.21a over one switching period. The result is

$$\langle v_L(t) \rangle_{T_s} = d(t) \left(\langle v_g(t) \rangle_{T_s} - \langle i(t) \rangle_{T_s} R_{on} \right) + d'(t) \left(\frac{-\langle v(t) \rangle_{T_s}}{n} \right) \quad (7.60)$$

By inserting this result into Eq. (7.13), we obtain the averaged inductor equation,




Fig. 7.21 Inductor waveforms for the flyback example: (a) inductor voltage, (b) inductor current




Fig. 7.22 Capacitor waveforms for the flyback example: (a) capacitor current, (b) capacitor voltage

$$L \frac{d\langle i(t) \rangle_{T_s}}{dt} = d(t) \langle v_g(t) \rangle_{T_s} - d(t) \langle i(t) \rangle_{T_s} R_{on} - d'(t) \frac{\langle v(t) \rangle_{T_s}}{n} \quad (7.61)$$

The capacitor waveforms are constructed in Fig. 7.22. The average capacitor current is

$$\langle i_C(t) \rangle_{T_s} = d(t) \left(\frac{-\langle v(t) \rangle_{T_s}}{R} \right) + d'(t) \left(\frac{\langle i(t) \rangle_{T_s}}{n} - \frac{\langle v(t) \rangle_{T_s}}{R} \right) \quad (7.62)$$




Fig. 7.23 Input source current waveform, flyback example

This leads to the averaged capacitor equation

$$C \frac{d\langle v(t) \rangle_{T_s}}{dt} = d'(t) \frac{\langle i(t) \rangle_{T_s}}{n} - \frac{\langle v(t) \rangle_{T_s}}{R} \quad (7.63)$$

The converter input current $i_g(t)$ is sketched in Fig. 7.23. Its average is

$$\langle i_g(t) \rangle_{T_s} = d(t) \langle i(t) \rangle_{T_s} \quad (7.64)$$

The averaged converter equations (7.61), (7.63), and (7.64) are collected below:

$$\begin{aligned} L \frac{d\langle i(t) \rangle_{T_s}}{dt} &= d(t) \langle v_g(t) \rangle_{T_s} - d(t) \langle i(t) \rangle_{T_s} R_{on} - d'(t) \frac{\langle v(t) \rangle_{T_s}}{n} \\ C \frac{d\langle v(t) \rangle_{T_s}}{dt} &= d'(t) \frac{\langle i(t) \rangle_{T_s}}{n} - \frac{\langle v(t) \rangle_{T_s}}{R} \\ \langle i_g(t) \rangle_{T_s} &= d(t) \langle i(t) \rangle_{T_s} \end{aligned} \quad (7.65)$$

This is a nonlinear set of differential equations, and hence the next step is to perturb and linearize, to construct the converter small-signal ac equations. We assume that the converter input voltage $v_g(t)$ and duty cycle $d(t)$ can be expressed as quiescent values plus small ac variations, as follows:

$$\begin{aligned} \langle v_g(t) \rangle_{T_s} &= V_g + \hat{v}_g(t) \\ d(t) &= D + \hat{d}(t) \end{aligned} \quad (7.66)$$

In response to these inputs, and after all transients have decayed, the average converter waveforms can also be expressed as quiescent values plus small ac variations:

$$\begin{aligned} \langle i(t) \rangle_{T_s} &= I + \hat{i}(t) \\ \langle v(t) \rangle_{T_s} &= V + \hat{v}(t) \\ \langle i_g(t) \rangle_{T_s} &= I_g + \hat{i}_g(t) \end{aligned} \quad (7.67)$$

With these substitutions, the large-signal averaged inductor equation becomes

$$L \frac{d(I + \hat{i}(t))}{dt} = (D + \hat{d}(t))(V_g + \hat{v}_g(t)) - (D' - \hat{d}(t)) \frac{(V + \hat{v}(t))}{n} - (D + \hat{d}(t))(I + \hat{i}(t))R_{on} \quad (7.68)$$

Upon multiplying this expression out and collecting terms, we obtain

$$\begin{aligned}
 L \left(\frac{dI}{dt} + \frac{\hat{d}i(t)}{dt} \right) = & \underbrace{\left(DV_g - D' \frac{V}{n} - DR_{on}I \right)}_{\text{Dc terms}} \\
 & + \underbrace{\left(D\hat{v}_g(t) - D' \frac{\hat{v}(t)}{n} + \left(V_g + \frac{V}{n} - IR_{on} \right) \hat{d}(t) - DR_{on}\hat{i}(t) \right)}_{1^{\text{st}} \text{ order ac terms (linear)}} \\
 & + \underbrace{\left(\hat{d}(t)\hat{v}_g(t) + \hat{d}(t)\frac{\hat{v}(t)}{n} - \hat{d}(t)\hat{i}(t)R_{on} \right)}_{2^{\text{nd}} \text{ order ac terms (nonlinear)}}
 \end{aligned} \tag{7.69}$$

As usual, this equation contains three types of terms. The dc terms contain no time-varying quantities. The first-order ac terms are linear functions of the ac variations in the circuit, while the second-order ac terms are functions of the products of the ac variations. If the small-signal assumptions of Eq. (7.33) are satisfied, then the second-order terms are much smaller in magnitude than the first-order terms, and hence can be neglected. The dc terms must satisfy

$$0 = DV_g - D' \frac{V}{n} - DR_{on}I \tag{7.70}$$

This result could also be derived by applying the principle of inductor volt-second balance to the steady-state inductor voltage waveform. The first-order ac terms must satisfy

$$L \frac{d\hat{i}(t)}{dt} = D\hat{v}_g(t) - D' \frac{\hat{v}(t)}{n} + \left(V_g + \frac{V}{n} - IR_{on} \right) \hat{d}(t) - DR_{on}\hat{i}(t) \tag{7.71}$$

This is the linearized equation that describes ac variations in the inductor current.

Upon substitution of Eqs. (7.66) and (7.67) into the averaged capacitor equation (7.65), one obtains

$$C \frac{d(V + \hat{v}(t))}{dt} = (D' - \hat{d}(t)) \frac{(I + \hat{i}(t))}{n} - \frac{(V + \hat{v}(t))}{R} \tag{7.72}$$

By collecting terms, we obtain

$$C \left(\frac{DV}{dt} + \frac{D\hat{v}(t)}{dt} \right) = \underbrace{\left(\frac{D'I}{n} - \frac{V}{R} \right)}_{\text{Dc terms}} + \underbrace{\left(\frac{D'\hat{i}(t)}{n} - \frac{\hat{v}(t)}{R} - \frac{I\hat{d}(t)}{n} \right)}_{1^{\text{st}} \text{ order ac terms (linear)}} - \underbrace{\frac{\hat{d}(t)\hat{i}(t)}{n}}_{2^{\text{nd}} \text{ order ac term (nonlinear)}} \tag{7.73}$$

We neglect the second-order terms. The dc terms of Eq. (7.73) must satisfy

$$0 = \left(\frac{D'I}{n} - \frac{V}{R} \right) \tag{7.74}$$

This result could also be obtained by use of the principle of capacitor charge balance on the steady-state capacitor current waveform. The first-order ac terms of Eq. (7.73) lead to the small-signal ac capacitor equation

$$C \frac{d\hat{v}(t)}{dt} = \frac{D'\hat{i}(t)}{n} - \frac{\hat{v}(t)}{R} - \frac{I\hat{d}(t)}{n} \quad (7.75)$$

Substitution of Eqs. (7.66) and (7.67) into the averaged input current equation (7.65) leads to

$$I_g + \hat{i}_g(t) = (D + \hat{d}(t))(I + \hat{i}(t)) \quad (7.76)$$

Upon collecting terms, we obtain

$$\underbrace{I_g}_{\text{Dc term}} + \underbrace{\hat{i}_g(t)}_{1^{\text{st}} \text{ order ac term}} = \underbrace{(DI)}_{\text{Dc term}} + \underbrace{(D\hat{i}(t) + I\hat{d}(t))}_{\substack{1^{\text{st}} \text{ order ac terms} \\ (\text{linear})}} + \underbrace{\hat{d}(t)\hat{i}(t)}_{2^{\text{nd}} \text{ order ac term} \\ (\text{nonlinear})} \quad (7.77)$$

The dc terms must satisfy

$$I_g = DI \quad (7.78)$$

We neglect the second-order nonlinear terms of Eq. (7.77), leaving the following linearized ac equation:

$$\hat{i}_g(t) = D\hat{i}(t) + I\hat{d}(t) \quad (7.79)$$

This result models the low-frequency ac variations in the converter input current.

The equations of the quiescent values, Eqs. (7.70), (7.74), and (7.78) are collected below:

$$\begin{aligned} 0 &= DV_g - D' \frac{V}{n} - DR_{on}I \\ 0 &= \left(\frac{D'I}{n} - \frac{V}{R} \right) \\ I_g &= DI \end{aligned} \quad (7.80)$$

For given quiescent values of the input voltage V_g and duty cycle D , this system of equations can be evaluated to find the quiescent output voltage V , inductor current I , and input current dc component I_g . The results are then inserted into the small-signal ac equations.

The small-signal ac equations, Eqs. (7.71), (7.75), and (7.79), are summarized below:

$$\begin{aligned} L \frac{d\hat{i}(t)}{dt} &= D\hat{v}_g(t) - D' \frac{\hat{v}(t)}{n} + \left(V_g + \frac{V}{n} - IR_{on} \right) \hat{d}(t) - DR_{on}\hat{i}(t) \\ C \frac{d\hat{v}(t)}{dt} &= \frac{D'\hat{i}(t)}{n} - \frac{\hat{v}(t)}{R} - \frac{I\hat{d}(t)}{n} \\ \hat{i}_g(t) &= D\hat{i}(t) + I\hat{d}(t) \end{aligned} \quad (7.81)$$

The final step is to construct an equivalent circuit that corresponds to these equations.

The inductor equation was derived by first writing loop equations, to find the applied inductor voltage during each subinterval. These equations were then averaged, perturbed, and

linearized, to obtain Eq. (7.71). So this equation describes the small-signal ac voltages around a loop containing the inductor. The loop current is the ac inductor current $\hat{i}(t)$. The quantity $L\hat{d}i(t)/dt$ is the low-frequency ac voltage across the inductor. The four terms on the right-hand side of the equation are the voltages across the four other elements in the loop. The terms $D\hat{V}_g(t)$ and $-D'\hat{v}(t)/n$ are dependent on voltages elsewhere in the converter, and hence are represented as dependent sources in Fig. 7.24. The third term is driven by the duty-cycle variations $\hat{d}(t)$ and hence is represented as an independent source. The fourth term, $-DR_{on}\hat{i}(t)$, is a voltage that is proportional to the loop current $\hat{i}(t)$. Hence this term obeys Ohm's law, with effective resistance DR_{on} as shown in the figure. So the influence of the MOSFET on-resistance on the converter small-signal transfer functions is modeled by an effective resistance of value DR_{on} .

Small-signal capacitor equation (7.75) leads to the equivalent circuit of Fig. 7.25. The equation constitutes a node equation of the equivalent circuit model. It states that the capacitor current $Cd\hat{v}(t)/dt$ is equal to three other currents. The current $D'\hat{i}(t)/n$ depends on a current elsewhere in the model, and hence is represented by a dependent current source. The term $-\hat{v}(t)/R$ is the ac component of the load current, which we model with a load resistance R connected in parallel with the capacitor. The last term is driven by the duty-cycle variations $\hat{d}(t)$, and is modeled by an independent source.

The input port equation, Eq. (7.79), also constitutes a node equation. It describes the small-signal ac current $\hat{i}_g(t)$, drawn by the converter out of the input voltage source $\hat{V}_g(t)$. There are two other terms in the equation. The term $D\hat{i}(t)$ is dependent on the inductor current ac variation $\hat{i}(t)$, and is represented with a dependent source. The term $I\hat{d}(t)$ is driven by the control variations, and is modeled by an independent source. The equivalent circuit for the input port is illustrated in Fig. 7.26.




Fig. 7.24 Circuit equivalent to the small-signal ac inductor loop equation, Eq. (7.81) or (7.71)




Fig. 7.25 Circuit equivalent to the small-signal ac capacitor node equation, Eq. (7.81) or (7.75)

Fig. 7.26 Circuit equivalent to the small-signal ac input source current equation, Eq. (7.81) or (7.79)





Fig. 7.27 The equivalent circuits of Figs. 7.24, 7.25, 7.26, collected together




Fig. 7.28 Small-signal ac equivalent circuit model of the flyback converter

The circuits of Figs. 7.24, 7.25, and 7.26 are combined in Fig. 7.27. The dependent sources can be replaced by ideal transformers, leading to the equivalent circuit of Fig. 7.28. This is the desired result: an equivalent circuit that models the low-frequency small-signal variations in the converter waveforms. It can now be solved, using conventional linear circuit analysis techniques, to find the converter transfer functions, output impedance, and other ac quantities of interest.

7.3 Modeling the Pulse-Width Modulator

We have now achieved the goal, stated at the beginning of this chapter, of deriving a useful equivalent circuit model for the switching converter in Fig. 6.51. One detail remains: modeling the pulse-width modulator. The pulse-width modulator block shown in Fig. 6.51 produces a logic signal $\delta(t)$ that commands the converter power transistor to switch on and off. The logic signal $\delta(t)$ is periodic, with frequency f_s and duty cycle $d(t)$. The input to the pulse-width modulator is an analog control signal $v_c(t)$. The function of the pulse-width modulator is to produce a duty cycle $d(t)$ that is proportional to the analog control voltage $v_c(t)$.

A schematic diagram of a simple pulse-width modulator circuit is given in Fig. 7.29. A sawtooth-wave generator produces the voltage waveform $v_{saw}(t)$ illustrated in Fig. 7.30. The peak-to-peak amplitude of this waveform is V_M . The converter switching frequency f_s is de-




Fig. 7.29 A simple pulse-width modulator circuit




Fig. 7.30 Waveforms of the circuit of Fig. 7.29

terminated by and equal to the frequency of $v_{saw}(t)$. An analog comparator compares the analog control voltage $v_c(t)$ to $v_{saw}(t)$. This comparator produces a logic-level output which is high whenever $v_c(t)$ is greater than $v_{saw}(t)$, and is otherwise low. Typical waveforms are illustrated in Fig. 7.30.

If the sawtooth waveform $v_{saw}(t)$ has minimum value zero, then the duty cycle will be zero whenever $v_c(t)$ is less than or equal to zero. The duty cycle will be $D = 1$ whenever $v_c(t)$ is greater than or equal to V_M . If, over a given switching period, $v_{saw}(t)$ varies linearly with t , then for $0 \leq v_c(t) \leq V_M$ the duty cycle d will be a linear function of v_c . Hence, we can write

$$d(t) = \frac{v_c(t)}{V_M} \quad \text{for } 0 \leq v_c(t) \leq V_M \quad (7.82)$$

This equation is the input-output characteristic of the pulse-width modulator [15, 68].

To be consistent with the perturbed-and-linearized converter models of the previous sections, we can perturb Eq. (7.82). Let

$$\begin{aligned} v_c(t) &= V_c + \hat{v}_c(t) \\ d(t) &= D + \hat{d}(t) \end{aligned} \quad (7.83)$$

Fig. 7.31 Pulse-width modulator block diagram





Fig. 7.32 A more accurate pulse-width modulator model, including sampling



Insertion of Eq. (7.83) into Eq. (7.82) leads to

$$D + \hat{d}(t) = \frac{V_c + \hat{v}_c(t)}{V_M} \quad (7.84)$$

A block diagram representing Eq. (7.84) is illustrated in Fig. 7.31. The pulse-width modulator has linear gain $1/V_M$. By equating like terms on both sides of Eq. (7.84), one obtains

$$\begin{aligned} D &= \frac{V_c}{V_M} \\ \hat{d}(t) &= \frac{\hat{v}_c(t)}{V_M} \end{aligned} \quad (7.85)$$

So the quiescent value of the duty cycle is determined in practice by V_c .

The pulse-width modulator model of Fig. 7.31 is sufficiently accurate for nearly all applications. However, it should be pointed out that pulse-width modulators also introduce sampling of the waveform. Although the analog input signal $v_c(t)$ is a continuous function of time, there can be only one discrete value of the duty cycle during every switching period. Therefore, the pulse-width modulator samples the waveform, with sampling rate equal to the switching frequency f_s . Hence, a more accurate modulator block diagram is as in Fig. 7.32 [10]. In the small-signal sense, sampling in the pulse-width modulator occurs at the modulated edge of the PWM signal. For example, in a trailing-edge PWM exemplified by the waveforms shown in Fig. 7.30, the sampling instants coincide with falling edges of the PWM output signal $\delta(t)$. This has important implications in developments of sampled-data dynamic models where the converter response to duty-cycle perturbations is modeled as an *equivalent hold* [77]. The sampled-data nature of pulse-width modulated converters is taken into account in the developments of high-frequency models of DCM converters in Sect. 15.5, and current-programmed converters in Sect. 18.7. Furthermore, PWM sampling effects are important in identification of delays in the control loop around a converter when the controller is implemented digitally, as discussed in Chap. 19.

In practice, PWM sampling restricts the useful frequencies of the ac variations to values much less than the switching frequency. The designer must ensure that the bandwidth of the control system be sufficiently less than the Nyquist rate $f_s/2$. Significant high-frequency variations in the control signal $v_c(t)$ can also alter the behavior of the pulse-width modulator. A

common example is when $v_c(t)$ contains switching ripple, introduced by the feedback loop. This phenomenon has been analyzed by several authors [67, 75], and effects of inductor current ripple on the transfer functions of current-programmed converters are investigated in Chap. 18. But it is generally best to avoid the case where $v_c(t)$ contains significant components at the switching frequency or higher, since the pulse-width modulators of such systems exhibit poor noise immunity.

7.4 The Canonical Circuit Model

Having discussed several methods for deriving the ac equivalent circuit models of switching converters, let us now pause to interpret the results. All PWM CCM dc–dc converters perform similar basic functions. First, they transform the voltage and current levels, ideally with 100% efficiency. Second, they contain low-pass filtering of the waveforms. While necessary to remove the high-frequency switching ripple, this filtering also influences low-frequency voltage and current variations. Third, the converter waveforms can be controlled by variation of the duty cycle.

We expect that converters having similar physical properties should have qualitatively similar equivalent circuit models. Hence, we can define a *canonical circuit model* that correctly accounts for all of these basic properties [15, 17, 61]. The ac equivalent circuit of any CCM PWM dc–dc converter can be manipulated into this canonical form. This allows us to extract physical insight, and to compare the ac properties of converters. The canonical model is used in several later chapters, where it is desired to analyze converter phenomena in a general manner, without reference to a specific converter. So the canonical model allows us to define and discuss the physical ac properties of converters.

In this section, the canonical circuit model is developed, based on physical arguments. An example is given which illustrates how to manipulate a converter equivalent circuit into canonical form. Finally, the parameters of the canonical model are tabulated for several basic ideal converters.

7.4.1 Development of the Canonical Circuit Model

The physical elements of the canonical circuit model are collected, one at a time, in Fig. 7.33. The converter contains a power input port $v_g(t)$ and a control input port $d(t)$, as well as a power output port and load having voltage $v(t)$. As discussed in Chap. 3, the basic function of any CCM PWM dc–dc converter is the conversion of dc voltage and current levels, ideally with 100% efficiency. As illustrated in Fig. 7.33a, we have modeled this property with an ideal dc transformer, having effective turns ratio $1:M(D)$ where M is the conversion ratio. This conversion ratio is a function of the quiescent duty cycle D . As discussed in Chap. 3, this model can be refined, if desired, by addition of resistors and other elements that model the converter losses.

Slow variations $v_g(t)$ in the power input induce ac variations $v(t)$ in the converter output voltage. As illustrated in Fig. 7.33b, we expect these variations also to be transformed by the conversion ratio $M(D)$.

The converter must also contain reactive elements that filter the switching harmonics and transfer energy between the power input and power output ports. Since it is desired that the output switching ripple be small, the reactive elements should comprise a low-pass filter having




Fig. 7.33 Development of the canonical circuit model, based on physical arguments: (a) dc transformer model, (b) inclusion of ac variations, (c) reactive elements introduce effective low-pass filter, (d) inclusion of ac duty-cycle variations

a cutoff frequency well below the switching frequency. This low-pass characteristic also affects how ac line voltage variations influence the output voltage. So the model should contain an effective low-pass filter as illustrated in Fig. 7.33c. This figure predicts that the line-to-output transfer function is

$$G_{vg}(s) = \frac{\hat{v}(s)}{\hat{v}_g(s)} = M(D)H_e(s) \quad (7.86)$$

where $H_e(s)$ is the transfer function of the effective low-pass filter loaded by resistance R . When the load is nonlinear, R is the incremental load resistance, evaluated at the quiescent operating point. The effective filter also influences other properties of the converter, such as the small-signal input and output impedances. It should be noted that the elemental values in the effective low-pass filter do not necessarily coincide with the physical element values in the converter. In general, the element values, transfer function, and terminal impedances of the effective low-pass filter can vary with quiescent operating point. Examples are given in the following subsections.

Control input variations, specifically, duty-cycle variations $\hat{d}(t)$, also induce ac variations in the converter voltages and currents. Hence, the model should contain voltage and current sources driven by $\hat{d}(t)$. In the examples of the previous section, we have seen that both voltage sources and current sources appear, which are distributed around the circuit model. It is possible to manipulate the model such that all of the $\hat{d}(t)$ sources are pushed to the input side of the equivalent circuit. In the process, the sources may become frequency-dependent; an example is given in the next subsection. In general, the sources can be combined into a single voltage source $e(s)\hat{d}(s)$ and a single current source $j(s)\hat{d}(s)$ as shown in Fig. 7.33d. This model predicts that the small-signal control-to-output transfer function is

$$G_{vd}(s) = \frac{\hat{v}(s)}{\hat{d}(s)} = e(s)M(D)H_e(s) \quad (7.87)$$

This transfer function is found by setting the $\hat{v}_g(s)$ variations to zero, and solving for the dependence of $\hat{v}(s)$ on $\hat{d}(s)$. Figure 7.33d is the complete canonical circuit, which can model any PWM CCM dc–dc converter.

Often, we are also interested in the variations in output voltage \hat{v} induced by variations in load current \hat{i}_{load} . We can model this by addition of an independent current source at the converter output, as illustrated in Fig. 7.34. In this figure, the load is modeled as an effective resistor R , in parallel with an independent ac current source \hat{i}_{load} . In the ac model, the resistance R is the incremental resistance of the load, measured at the quiescent operating point, while \hat{i}_{load} is the ac variation in the load current. This model predicts that the transfer function from load current variations to output voltage variation is given by

$$Z_{out}(s) = -\frac{\hat{v}(s)}{\hat{i}_{load}(s)} = Z_{eo}(s)||R \quad (7.88)$$

To derive Eq. (7.88), we set the independent sources \hat{v}_g and \hat{d} to zero, and solve for the transfer function from \hat{i}_{load} to \hat{v} . This transfer function (with a minus sign) is the converter output impedance $Z_{out}(s)$. As defined above, the output impedance includes the incremental load resistance R . In some circumstances, it may be appropriate to exclude the load impedance from the definition of Z_{out} , or to further include additional load impedances.

Thus, the canonical model can be solved for the converter key ac transfer functions. Of common interest are the control-to-output transfer function $G_{vd}(s)$, the line-to-output transfer function $G_{vg}(s)$, and the output impedance $Z_{out}(s)$.




Fig. 7.34 Modeling the effect of load current variations by addition of independent current source \hat{i}_{load}




Fig. 7.35 Small-signal ac model of the buck-boost converter, before manipulation into canonical form

7.4.2 Example: Manipulation of the Buck-Boost Converter Model into Canonical Form

To illustrate the steps in the derivation of the canonical circuit model, let us manipulate the equivalent circuit of the buck-boost converter into canonical form. A small-signal ac equivalent circuit for the buck-boost converter is derived in Sect. 7.2. The result, Fig. 7.16b, is reproduced in Fig. 7.35. To manipulate this network into canonical form, it is necessary to push all of the independent $d(t)$ generators to the left, while pushing the inductor to the right and combining the transformers.

The $(V_g - V)\hat{d}(t)$ voltage source is in series with the inductor, and hence the positions of these two elements can be interchanged. In Fig. 7.36a, the voltage source is placed on the primary side of the $1:D$ ideal transformer; this requires dividing by the effective turns ratio D . The output-side $I\hat{d}(t)$ current source has also been moved to the primary side of the $D':1$ transformer. This requires multiplying by the turns ratio $1/D'$. The polarity is also reversed, in accordance with the polarities of the $D':1$ transformer windings.

Next, we need to move the $I\hat{d}(t)/D$ current source to the left of the inductor. This can be done using the artifice illustrated in Fig. 7.36b. The ground connection of the current source is broken, and the source is connected to node A instead. A second, identical, current source is connected from node A to ground. The second source causes the current flowing into node A to be unchanged, such that the node equations of Fig. 7.36a,b are identical.




Fig. 7.36 Steps in the manipulation of the buck-boost ac model into canonical form

In Fig. 7.36c, the parallel combination of the inductor and current source is converted into Thevenin-equivalent form. The series combination of an inductor and voltage source is obtained.

In Fig. 7.36d, the $I\hat{d}(t)/D$ current source is pushed to the primary side of the $1:D$ transformer. The magnitude of the current source is multiplied by the turns ratio D . In addition, the current source is pushed through the $(V_g - V)\hat{d}(t)/D$ voltage source, using the previously described




Fig. 7.37 The buck-boost converter model, in canonical form

artifice. The ground connection of the source is moved to node B , and an identical source is connected from node B to ground such that the circuit node equations are unchanged.

Figure 7.37 is the final form of the model. The inductor is moved to the secondary side of the $D':1$ transformer, by multiplying by the square of the turns ratio as shown. The $sLI\hat{d}(t)/D'$ voltage source is moved to the primary side of the $1:D$ transformer, by dividing by the turns ratio D . The voltage and current sources are combined as shown, and the two transformers are combined into a single $D':D$ transformer. The circuit is now in canonical form.

It can be seen that the inductance of the effective low-pass filter is not simply equal to the physical inductor value L , but rather is equal to L/D'^2 . At different quiescent operating points, with different values of D' , the value of the effective inductance will change. In consequence, the transfer function, input impedance, and output impedance of the effective low-pass filter will also vary with quiescent operating point. The reason for this variation is the transformation of the inductance value by the effective $D':1$ transformer.

It can also be seen from Fig. 7.37 that the coefficient of the $\hat{d}(t)$ voltage generator is

$$e(s) = \frac{V_g - V}{D} - s \frac{LI}{DD'} \quad (7.89)$$

This expression can be simplified by substitution of the dc relationships (7.30). The result is

$$e(s) = -\frac{V}{D^2} \left(1 - s \frac{DL}{D'^2 R} \right) \quad (7.90)$$

When we pushed the output-side $I\hat{d}(t)$ current source through the inductor, we obtained a voltage source having a frequency dependence. In consequence, the $e(s)\hat{d}$ voltage generator is frequency-dependent.

7.4.3 Canonical Circuit Parameter Values for Some Common Converters

For ideal CCM PWM dc–dc converters containing a single inductor and capacitor, the effective low-pass filter of the canonical model should contain a single inductor and a single capacitor. The canonical model then reduces to the circuit of Fig. 7.38. It is assumed that the capacitor is




Fig. 7.38 The canonical model, for ideal CCM converters containing a single inductor and capacitor

connected directly across the load. The parameter values for the basic buck, boost, and buck-boost converters are collected in Table 7.1. Again, it should be pointed out that the effective inductance L_e depends not only on the physical inductor value L , but also on the quiescent duty cycle D . Furthermore, the current flowing in the effective inductance L_e does not in general coincide with the physical inductor current $I + \hat{i}(t)$.

Table 7.1 Canonical model parameters for the ideal buck, boost and buck-boost converters

| Converter | $M(D)$ | L_e | $e(s)$ | $j(s)$ |
|------------|-----------------|------------------|---|--------------------|
| Buck | D | L | $\frac{V}{D^2}$ | $\frac{V}{R}$ |
| Boost | $\frac{1}{D'}$ | $\frac{L}{D'^2}$ | $V\left(1 - \frac{sL}{D'^2R}\right)$ | $\frac{V}{D'^2R}$ |
| Buck-boost | $-\frac{D}{D'}$ | $\frac{L}{D'^2}$ | $-\frac{V}{D'^2}\left(1 - \frac{sDL}{D'^2R}\right)$ | $-\frac{V}{D'^2R}$ |

The model of Fig. 7.38 can be solved using conventional linear circuit analysis, to find quantities of interest such as the converter transfer functions, input impedance, and output impedance. Transformer-isolated versions of the buck, boost, and buck-boost converters, such as the full-bridge, forward, and flyback converters, can also be modeled using the equivalent circuit of Fig. 7.38 and the parameters of Table 7.1, provided that one correctly accounts for the transformer turns ratio.

7.5 State-Space Averaging

A number of ac converter modeling techniques have appeared in the literature, including the current-injected approach, circuit averaging, and the state-space averaging method. Although the proponents of a given method may prefer to express the end result in a specific form, the end results of nearly all methods are equivalent. And everybody will agree that averaging and small-signal linearization are the key steps in modeling PWM converters.

The state-space averaging approach [15, 61] is described in this section. The state-space description of dynamical systems is a mainstay of modern control theory; the state-space av-

eraging method makes use of this description to derive the small-signal averaged equations of PWM switching converters. The state-space averaging method is otherwise identical to the procedure derived in Sect. 7.2. Indeed, the procedure of Sect. 7.2 amounts to state-space averaging, but without the formality of writing the equations in matrix form. A benefit of the state-space averaging procedure is the generality of its result: a small-signal averaged model can always be obtained, provided that the state equations of the original converter can be written.

Section 7.5.1 summarizes how to write the state equations of a network. The basic results of state-space averaging are described in Sect. 7.5.2, and a short derivation is given in Sect. 7.5.3. Section 7.5.4 contains an example, in which the state-space averaging method is used to derive the quiescent dc and small-signal ac equations of a buck–boost converter.

7.5.1 The State Equations of a Network

The state-space description is a canonical form for writing the differential equations that describe a system. For a linear network, the derivatives of the *state variables* are expressed as linear combinations of the system independent inputs and the state variables themselves. The physical state variables of a system are usually associated with the storage of energy, and for a typical converter circuit, the physical state variables are the independent inductor currents and capacitor voltages. Other typical state variables include the position and velocity of a motor shaft. At a given point in time, the values of the state variables depend on the previous history of the system, rather than on the present values of the system inputs. To solve the differential equations of the system, the initial values of the state variables must be specified. So if we know the *state* of a system, that is, the values of all of the state variables, at a given time t_0 , and if we additionally know the system inputs, then we can in principle solve the system state equations to find the system waveforms at any future time.

The state equations of a system can be written in the compact matrix form of Eq. (7.91):

$$\begin{aligned} \mathbf{K} \frac{d\mathbf{x}(t)}{dt} &= \mathbf{Ax}(t) + \mathbf{Bu}(t) \\ \mathbf{y}(t) &= \mathbf{Cx}(t) + \mathbf{Eu}(t) \end{aligned} \quad (7.91)$$

Here, the state vector $\mathbf{x}(t)$ is a vector containing all of the state variables, that is, the inductor currents, capacitor voltages, etc. The input vector $\mathbf{u}(t)$ contains the independent inputs to the system, such as the input voltage source $v_g(t)$. The derivative of the state vector is a vector whose elements are equal to the derivatives of the corresponding elements of the state vector:

$$x(t) = \begin{bmatrix} x_1(t) \\ x_2(t) \\ \vdots \end{bmatrix}, \quad \frac{d\mathbf{x}(t)}{dt} = \begin{bmatrix} \frac{dx_1(t)}{dt} \\ \frac{dx_2(t)}{dt} \\ \vdots \end{bmatrix} \quad (7.92)$$

In the standard form of Eq. (7.91), \mathbf{K} is a matrix containing the values of capacitance, inductance, and mutual inductance (if any), such that $\mathbf{K}d\mathbf{x}(t)/dt$ is a vector containing the inductor winding voltages and capacitor currents. In other physical systems, \mathbf{K} may contain other quantities such as moment of inertia or mass. Equation (7.91) states that the inductor voltages and capacitor currents of the system can be expressed as linear combinations of the state variables and the independent inputs. The matrices \mathbf{A} and \mathbf{B} contain constants of proportionality.




Fig. 7.39 Circuit example

It may also be desired to compute other circuit waveforms that do not coincide with the elements of the state vector $\mathbf{x}(t)$ or the input vector $\mathbf{u}(t)$. These other signals are, in general, dependent waveforms that can be expressed as linear combinations of the elements of the state vector and input vector. The vector $\mathbf{y}(t)$ is usually called the *output vector*. We are free to place any dependent signal in this vector, regardless of whether the signal is actually a physical output. The converter input current $i_g(t)$ is often chosen to be an element of $\mathbf{y}(t)$. In the state equations (7.91), the elements of $\mathbf{y}(t)$ are expressed as a linear combination of the elements of the $\mathbf{x}(t)$ and $\mathbf{u}(t)$ vectors. The matrices \mathbf{C} and \mathbf{E} contain constants of proportionality.

As an example, let us write the state equations of the circuit of Fig. 7.39. This circuit contains two capacitors and an inductor, and hence the physical state variables are the independent capacitor voltages $v_1(t)$ and $v_2(t)$, as well as the inductor current $i(t)$. So we can define the state vector as

$$\mathbf{x}(t) = \begin{bmatrix} v_1(t) \\ v_2(t) \\ i(t) \end{bmatrix} \quad (7.93)$$

Since there are no coupled inductors, the matrix \mathbf{K} is diagonal, and simply contains the values of capacitance and inductance:

$$\mathbf{K} = \begin{bmatrix} C_1 & 0 & 0 \\ 0 & C_2 & 0 \\ 0 & 0 & L \end{bmatrix} \quad (7.94)$$

The circuit has one independent input, the current source $i_{in}(t)$. Hence we should define the input vector as

$$\mathbf{u}(t) = [i_{in}(t)] \quad (7.95)$$

We are free to place any dependent signal in vector $\mathbf{y}(t)$. Suppose that we are interested in also computing the voltage $v_{out}(t)$ and the current $i_{R1}(t)$. We can therefore define $\mathbf{y}(t)$ as

$$\mathbf{y}(t) = \begin{bmatrix} v_{out}(t) \\ i_{R1}(t) \end{bmatrix} \quad (7.96)$$

To write the state equations in the canonical form of Eq. (7.91), we need to express the inductor voltages and capacitor currents as linear combinations of the elements of $\mathbf{x}(t)$ and $\mathbf{u}(t)$, that is, as linear combinations of $v_1(t)$, $v_2(t)$, $i(t)$, and $i_{in}(t)$.

The capacitor current $i_{C1}(t)$ is given by the node equation

$$i_{C1}(t) = C_1 \frac{dv_1(t)}{dt} = i_{in}(t) - \frac{v_1(t)}{R_1} - i(t) \quad (7.97)$$

This equation will become the top row of the matrix equation (7.91). The capacitor current $i_{C2}(t)$ is given by the node equation,

$$i_{C2}(t) = C_2 \frac{dv_2(t)}{dt} = i(t) - \frac{v_2(t)}{R_2 + R_3} \quad (7.98)$$

Note that we have been careful to express this current as a linear combination of the elements of $\mathbf{x}(t)$ and $\mathbf{u}(t)$ alone. The inductor voltage is given by the loop equation,

$$v_L(t) = L \frac{di(t)}{dt} = v_1(t) - v_2(t) \quad (7.99)$$

Equations (7.97) to (7.99) can be written in the following matrix form:

$$\underbrace{\begin{bmatrix} C_1 & 0 & 0 \\ 0 & C_2 & 0 \\ 0 & 0 & L \end{bmatrix}}_{\mathbf{K}} \begin{bmatrix} \frac{dv_1(t)}{dt} \\ \frac{dv_2(t)}{dt} \\ \frac{di(t)}{dt} \end{bmatrix} = \underbrace{\begin{bmatrix} -\frac{1}{R_1} & 0 & -1 \\ 0 & -\frac{1}{R_2 + R_3} & 1 \\ 1 & -1 & 0 \end{bmatrix}}_{\mathbf{A}} \begin{bmatrix} v_1(t) \\ v_2(t) \\ i(t) \end{bmatrix} + \underbrace{\begin{bmatrix} 1 \\ 0 \\ 0 \end{bmatrix}}_{\mathbf{i}_{in}(t)} \quad (7.100)$$

$$\mathbf{K} \quad \frac{d\mathbf{x}(t)}{dt} = \mathbf{A} \quad \mathbf{x}(t) + \mathbf{B} \quad \mathbf{u}(t)$$

Matrices \mathbf{A} and \mathbf{B} are now known.

It is also necessary to express the elements of $\mathbf{y}(t)$ as linear combinations of the elements of $\mathbf{x}(t)$ and $\mathbf{u}(t)$. By solution of the circuit of Fig. 7.39, $v_{out}(t)$ can be written in terms of $v_2(t)$ as

$$v_{out}(t) = v_2(t) \frac{R_3}{R_2 + R_3} \quad (7.101)$$

Also, $i_{R1}(t)$ can be expressed in terms of $v_1(t)$ as

$$i_{R1}(t) = \frac{v_1(t)}{R_1} \quad (7.102)$$

By collecting Eqs. (7.101) and (7.102) into the standard matrix form of Eq. (7.91), we obtain

$$\underbrace{\begin{bmatrix} v_{out}(t) \\ i_{R1}(t) \end{bmatrix}}_{\mathbf{y}(t)} = \underbrace{\begin{bmatrix} 0 & \frac{R_3}{R_2 + R_3} & 0 \\ \frac{1}{R_1} & 0 & 0 \end{bmatrix}}_{\mathbf{C}} \begin{bmatrix} v_1(t) \\ v_2(t) \\ i(t) \end{bmatrix} + \underbrace{\begin{bmatrix} 0 \\ 0 \end{bmatrix}}_{\mathbf{i}_{in}(t)} \quad (7.103)$$

$$\mathbf{y}(t) = \mathbf{C} \quad \mathbf{x}(t) + \mathbf{E} \quad \mathbf{u}(t)$$

We can now identify the matrices \mathbf{C} and \mathbf{E} as shown above.

It should be recognized that, starting in Chap. 2, we have always begun the analysis of converters by writing their state equations. We are now simply writing these equations in matrix form.

7.5.2 The Basic State-Space Averaged Model

Consider now that we are given a PWM converter, operating in the continuous conduction mode. The converter circuit contains independent states that form the state vector $\mathbf{x}(t)$, and the converter is driven by independent sources that form the input vector $\mathbf{u}(t)$. During the first subinterval, when the switches are in position 1, the converter reduces to a linear circuit that can be described by the following state equations:

$$\begin{aligned} \mathbf{K} \frac{d\mathbf{x}(t)}{dt} &= \mathbf{A}_1 \mathbf{x}(t) + \mathbf{B}_1 \mathbf{u}(t) \\ \mathbf{y}(t) &= \mathbf{C}_1 \mathbf{x}(t) + \mathbf{E}_1 \mathbf{u}(t) \end{aligned} \quad (7.104)$$

During the second subinterval, with the switches in position 2, the converter reduces to another linear circuit whose state equations are

$$\begin{aligned} \mathbf{K} \frac{d\mathbf{x}(t)}{dt} &= \mathbf{A}_2 \mathbf{x}(t) + \mathbf{B}_2 \mathbf{u}(t) \\ \mathbf{y}(t) &= \mathbf{C}_2 \mathbf{x}(t) + \mathbf{E}_2 \mathbf{u}(t) \end{aligned} \quad (7.105)$$

During the two subintervals, the circuit elements are connected differently; therefore, the respective state equation matrices \mathbf{A}_1 , \mathbf{B}_1 , \mathbf{C}_1 , \mathbf{E}_1 and \mathbf{A}_2 , \mathbf{B}_2 , \mathbf{C}_2 , \mathbf{E}_2 may also differ. Given these state equations, the result of state-space averaging is the state equations of the equilibrium and small-signal ac models.

Provided that the natural frequencies of the converter, as well as the frequencies of variations of the converter inputs, are much slower than the switching frequency, then the state-space averaged model that describes the converter in equilibrium is

$$\begin{aligned} \mathbf{0} &= \mathbf{AX} + \mathbf{BU} \\ \mathbf{Y} &= \mathbf{CX} + \mathbf{EU} \end{aligned} \quad (7.106)$$

where the averaged matrices are

$$\begin{aligned} \mathbf{A} &= D\mathbf{A}_1 + D'\mathbf{A}_2 \\ \mathbf{B} &= D\mathbf{B}_1 + D'\mathbf{B}_2 \\ \mathbf{C} &= D\mathbf{C}_1 + D'\mathbf{C}_2 \\ \mathbf{E} &= D\mathbf{E}_1 + D'\mathbf{E}_2 \end{aligned} \quad (7.107)$$

The equilibrium dc components are

$$\begin{aligned} \mathbf{X} &= \text{equilibrium (dc) state vector} \\ \mathbf{U} &= \text{equilibrium (dc) input vector} \\ \mathbf{Y} &= \text{equilibrium (dc) output vector} \\ D &= \text{equilibrium (dc) duty cycle} \end{aligned} \quad (7.108)$$

Quantities defined in Eq. (7.108) represent the equilibrium values of the averaged vectors. Equation (7.106) can be solved to find the equilibrium state and output vectors:

$$\begin{aligned} \mathbf{X} &= -\mathbf{A}^{-1}\mathbf{BU} \\ \mathbf{Y} &= (-\mathbf{CA}^{-1}\mathbf{B} + \mathbf{E})\mathbf{U} \end{aligned} \quad (7.109)$$

The state equations of the small-signal ac model are

$$\begin{aligned}\mathbf{K} \frac{d\hat{\mathbf{x}}(t)}{dt} &= \mathbf{A}\hat{\mathbf{x}}(t) + \mathbf{B}\hat{\mathbf{u}}(t) + \{(\mathbf{A}_1 - \mathbf{A}_2)\mathbf{X} + (\mathbf{B}_1 - \mathbf{B}_2)\mathbf{U}\} \hat{d}(t) \\ \hat{\mathbf{y}}(t) &= \mathbf{C}\hat{\mathbf{x}}(t) + \mathbf{E}\hat{\mathbf{u}}(t) + \{(\mathbf{C}_1 - \mathbf{C}_2)\mathbf{X} + (\mathbf{E}_1 - \mathbf{E}_2)\mathbf{U}\} \hat{d}(t)\end{aligned}\quad (7.110)$$

The quantities $\hat{\mathbf{x}}(t)$, $\hat{\mathbf{u}}(t)$, $\hat{\mathbf{y}}(t)$, and $\hat{d}(t)$ in Eq. (7.110) are small ac variations about the equilibrium solution, or quiescent operating point, defined by Eqs. (7.106) to (7.109).

So if we can write the converter state equations, Eqs. (7.104) and (7.105), then we can always find the averaged dc and small-signal ac models, by evaluation of Eqs. (7.106) to (7.110).

7.5.3 Discussion of the State-Space Averaging Result

As in Sects. 7.1 and 7.2, the low-frequency components of the inductor currents and capacitor voltages are modeled by averaging over an interval of length T_s . Hence, we can define the average of the state vector $\mathbf{x}(t)$ as

$$\langle \mathbf{x}(t) \rangle_{T_s} = \frac{1}{T_s} \int_{t-T_s/2}^{t+T_s/2} \mathbf{x}(\tau) d\tau \quad (7.111)$$

The low-frequency components of the input and output vectors are modeled in a similar manner. By averaging the inductor voltages and capacitor currents, one then obtains the following low-frequency state equation:

$$\mathbf{K} \frac{d\langle \mathbf{x}(t) \rangle_{T_s}}{dt} = (d(t)\mathbf{A}_1 + d'(t)\mathbf{A}_2) \langle \mathbf{x}(t) \rangle_{T_s} + (d(t)\mathbf{B}_1 + d'(t)\mathbf{B}_2) \langle \mathbf{u}(t) \rangle_{T_s} \quad (7.112)$$

This result is equivalent to Eq. (7.2).

For example, let us consider how the elements of the state vector $\mathbf{x}(t)$ change over one switching period. During the first subinterval, with the switches in position 1, the converter state equations are given by Eq. (7.104). Therefore, the elements of $\mathbf{x}(t)$ change with the slopes $\mathbf{K}^{-1}(\mathbf{A}_1\mathbf{x}(t) + \mathbf{B}_1\mathbf{u}(t))$. If we make the small ripple approximation, that $\mathbf{x}(t)$ and $\mathbf{u}(t)$ do not change much over one switching period, then the slopes are essentially constant and are approximately equal to

$$\frac{d\mathbf{x}(t)}{dt} = \mathbf{K}^{-1} (\mathbf{A}_1 \langle \mathbf{x}(t) \rangle_{T_s} + \mathbf{B}_1 \langle \mathbf{u}(t) \rangle_{T_s}) \quad (7.113)$$

This assumption coincides with the requirements for small switching ripple in all elements of $\mathbf{x}(t)$ and that variations in $\mathbf{u}(t)$ be slow compared to the switching frequency. If we assume that the state vector is initially equal to $\mathbf{x}(0)$, then we can write

$$\underbrace{\mathbf{x}(dT_s)}_{\text{final value}} = \underbrace{\mathbf{x}(0)}_{\text{initial value}} + \underbrace{(dT_s)}_{\text{interval length}} \underbrace{\mathbf{K}^{-1} (\mathbf{A}_1 \langle \mathbf{x}(t) \rangle_{T_s} + \mathbf{B}_1 \langle \mathbf{u}(t) \rangle_{T_s})}_{\text{slope}} \quad (7.114)$$

Similar arguments apply during the second subinterval. With the switch in position 2, the state equations are given by Eq. (7.105). With the assumption of small ripple during this subinterval, the state vector now changes with slope

$$\frac{d\mathbf{x}(t)}{dt} = \mathbf{K}^{-1} (\mathbf{A}_2 \langle \mathbf{x}(t) \rangle_{T_s} + \mathbf{B}_2 \langle \mathbf{u}(t) \rangle_{T_s}) \quad (7.115)$$




Fig. 7.40 How an element of the state vector, and its average, evolve over one switching period

The state vector at the end of the switching period is

$$\underbrace{\mathbf{x}(T_s)}_{\text{final value}} = \underbrace{\mathbf{x}(dT_s)}_{\text{initial value}} + \underbrace{(dT_s)}_{\text{interval length}} \underbrace{\mathbf{K}^{-1} (\mathbf{A}_2 \langle \mathbf{x}(t) \rangle_{T_s} + \mathbf{B}_2 \langle \mathbf{u}(t) \rangle_{T_s})}_{\text{slope}} \quad (7.116)$$

Substitution of Eq. (7.114) into Eq. (7.116) allows us to determine $\mathbf{x}(T_s)$ in terms of $\mathbf{x}(0)$:

$$\mathbf{x}(T_s) = \mathbf{x}(0) + dT_s \mathbf{K}^{-1} (\mathbf{A}_1 \langle \mathbf{x}(t) \rangle_{T_s} + \mathbf{B}_1 \langle \mathbf{u}(t) \rangle_{T_s}) + d'T_s \mathbf{K}^{-1} (\mathbf{A}_2 \langle \mathbf{x}(t) \rangle_{T_s} + \mathbf{B}_2 \langle \mathbf{u}(t) \rangle_{T_s}) \quad (7.117)$$

Upon collecting terms, one obtains

$$\mathbf{x}(T_s) = \mathbf{x}(0) + T_s \mathbf{K}^{-1} (d(t)\mathbf{A}_1 + d'(t)\mathbf{A}_2) \langle \mathbf{x}(t) \rangle_{T_s} + T_s \mathbf{K}^{-1} (d(t)\mathbf{B}_1 + d'(t)\mathbf{B}_2) \langle \mathbf{u}(t) \rangle_{T_s} \quad (7.118)$$

Next, we approximate the derivative of $\langle \mathbf{x}(t) \rangle_{T_s}$ using the net change over one switching period:

$$\frac{d\langle \mathbf{x}(t) \rangle_{T_s}}{dt} \approx \frac{\mathbf{x}(T_s) - \mathbf{x}(0)}{T_s} \quad (7.119)$$

Substitution of Eq. (7.118) into (7.119) leads to

$$\mathbf{K} \frac{d\langle \mathbf{x}(t) \rangle_{T_s}}{dt} = (d(t)\mathbf{A}_1 + d'(t)\mathbf{A}_2) \langle \mathbf{x}(t) \rangle_{T_s} + (d(t)\mathbf{B}_1 + d'(t)\mathbf{B}_2) \langle \mathbf{u}(t) \rangle_{T_s} \quad (7.120)$$

which is identical to Eq. (7.113). This is the basic averaged model which describes the converter dynamics. It is nonlinear because the control input $d(t)$ is multiplied by $\langle \mathbf{x}(t) \rangle_{T_s}$ and $\langle \mathbf{u}(t) \rangle_{T_s}$. Variation of a typical element of $\mathbf{x}(t)$ and its average are illustrated in Fig. 7.40.

It is also desired to find the low-frequency components of the output vector $\mathbf{y}(t)$ by averaging. The vector $\mathbf{y}(t)$ is described by Eq. (7.104) for the first subinterval, and by Eq. (7.105) for the second subinterval. Hence, the elements of $\mathbf{y}(t)$ may be discontinuous at the switching transitions, as illustrated in Fig. 7.41. We can again remove the switching harmonics by averaging over one switching period; the result is

$$\langle \mathbf{y}(t) \rangle_{T_s} = d(t) (\mathbf{C}_1 \langle \mathbf{x}(t) \rangle_{T_s} + \mathbf{E}_1 \langle \mathbf{u}(t) \rangle_{T_s}) + d'(t) (\mathbf{C}_2 \langle \mathbf{x}(t) \rangle_{T_s} + \mathbf{E}_2 \langle \mathbf{u}(t) \rangle_{T_s}) \quad (7.121)$$

Rearrangement of terms yields

$$\langle \mathbf{y}(t) \rangle_{T_s} = (d(t)\mathbf{C}_1 + d'(t)\mathbf{C}_2) \langle \mathbf{x}(t) \rangle_{T_s} + (d(t)\mathbf{E}_1 + d'(t)\mathbf{E}_2) \langle \mathbf{u}(t) \rangle_{T_s} \quad (7.122)$$




Fig. 7.41 Averaging an element of the output vector $\mathbf{y}(t)$

This is again a nonlinear equation.

The averaged state equations, (7.120) and (7.122), are collected below:

$$\begin{aligned}\mathbf{K} \frac{d\langle \mathbf{x}(t) \rangle_{T_s}}{dt} &= (d(t)\mathbf{A}_1 + d'(t)\mathbf{A}_2)\langle \mathbf{x}(t) \rangle_{T_s} + (d(t)\mathbf{B}_1 + d'(t)\mathbf{B}_2)\langle \mathbf{u}(t) \rangle_{T_s} \\ \langle \mathbf{y}(t) \rangle_{T_s} &= (d(t)\mathbf{C}_1 + d'(t)\mathbf{C}_2)\langle \mathbf{x}(t) \rangle_{T_s} + (d(t)\mathbf{E}_1 + d'(t)\mathbf{E}_2)\langle \mathbf{u}(t) \rangle_{T_s}\end{aligned}\quad (7.123)$$

The next step is the linearization of these equations about a quiescent operating point, to construct a small-signal ac model. When dc inputs $d(t) = D$ and $\mathbf{u}(t) = \mathbf{U}$ are applied, converter operates in equilibrium when the derivatives of all of the elements of $\langle \mathbf{x}(t) \rangle_{T_s}$ are zero. Hence, by setting the derivative of $\langle \mathbf{x}(t) \rangle_{T_s}$ to zero in Eq. (7.123), we can define the converter quiescent operating point as the solution of

$$\begin{aligned}\mathbf{0} &= \mathbf{AX} + \mathbf{BU} \\ \mathbf{Y} &= \mathbf{CX} + \mathbf{EU}\end{aligned}\quad (7.124)$$

where definitions (7.107) and (7.108) have been used. We now perturb and linearize the converter waveforms about this quiescent operating point:

$$\begin{aligned}\langle \mathbf{x}(t) \rangle_{T_s} &= \mathbf{X} + \hat{\mathbf{x}}(t) \\ \langle \mathbf{u}(t) \rangle_{T_s} &= \mathbf{U} + \hat{\mathbf{u}}(t) \\ \langle \mathbf{y}(t) \rangle_{T_s} &= \mathbf{Y} + \hat{\mathbf{y}}(t) \\ d(t) &= D + \hat{d}(t) \Rightarrow d'(t) = D' - \hat{d}'(t)\end{aligned}\quad (7.125)$$

Here, $\hat{\mathbf{u}}(t)$ and $\hat{d}(t)$ are small ac variations in the input vector and duty ratio. The vectors $\hat{\mathbf{x}}(t)$ and $\hat{\mathbf{y}}(t)$ are the resulting small ac variations in the state and output vectors. We must assume that these ac variations are much smaller than the quiescent values. In other words,

$$\begin{aligned}\|\mathbf{U}\| &\gg \|\hat{\mathbf{u}}(t)\| \\ D &\gg |\hat{d}(t)| \\ \|\mathbf{X}\| &\gg \|\hat{\mathbf{x}}(t)\| \\ \|\mathbf{Y}\| &\gg \|\hat{\mathbf{y}}(t)\|\end{aligned}\quad (7.126)$$

Here, $\|\mathbf{x}\|$ denotes a norm of the vector \mathbf{x} .

Substitution of Eq. (7.125) into Eq. (7.123) yields

$$\begin{aligned} \mathbf{K} \frac{d(\mathbf{X} + \hat{\mathbf{x}}(t))}{dt} &= \left((D + \hat{d}(t))\mathbf{A}_1 + (D' - \hat{d}(t))\mathbf{A}_2 \right) (\mathbf{X} + \hat{\mathbf{x}}(t)) \\ &\quad + \left((D + \hat{d}(t))\mathbf{B}_1 + (D' - \hat{d}(t))\mathbf{B}_2 \right) (\mathbf{U} + \hat{\mathbf{u}}(t)) \\ (\mathbf{Y} + \hat{\mathbf{y}}(t)) &= \left((D + \hat{d}(t))\mathbf{C}_1 + (D' - \hat{d}(t))\mathbf{C}_2 \right) (\mathbf{X} + \hat{\mathbf{x}}(t)) \\ &\quad + \left((D + \hat{d}(t))\mathbf{E}_1 + (D' - \hat{d}(t))\mathbf{E}_2 \right) (\mathbf{U} + \hat{\mathbf{u}}(t)) \end{aligned} \quad (7.127)$$

The derivative $d\mathbf{X}/dt$ is zero. By collecting terms, one obtains

$$\begin{aligned} \underbrace{\mathbf{K} \frac{d\hat{\mathbf{x}}(t)}{dt}}_{\text{first order ac}} &= \underbrace{(\mathbf{AX} + \mathbf{BU})}_{\text{dc terms}} + \underbrace{\mathbf{A}\hat{\mathbf{x}}(t) + \mathbf{B}\hat{\mathbf{u}}(t) + \{(A_1 - A_2)\mathbf{X} + (B_1 - B_2)\mathbf{U}\}\hat{d}(t)}_{\text{first-order ac terms}} \\ &\quad + \underbrace{(\mathbf{A}_1 - \mathbf{A}_2)\hat{\mathbf{x}}(t)\hat{d}(t) + (\mathbf{B}_1 - \mathbf{B}_2)\hat{\mathbf{u}}(t)\hat{d}(t)}_{\text{second-order nonlinear terms}} \\ \underbrace{(\mathbf{Y} + \hat{\mathbf{y}}(t))}_{\text{dc+1st order ac}} &= \underbrace{(\mathbf{CX} + \mathbf{EU})}_{\text{dc terms}} + \underbrace{\mathbf{C}\hat{\mathbf{x}}(t) + \mathbf{E}\hat{\mathbf{u}}(t) + \{(C_1 - C_2)\mathbf{X} + (E_1 - E_2)\mathbf{U}\}\hat{d}(t)}_{\text{first-order ac terms}} \\ &\quad + \underbrace{(\mathbf{C}_1 - \mathbf{C}_2)\hat{\mathbf{x}}(t)\hat{d}(t) + (\mathbf{E}_1 - \mathbf{E}_2)\hat{\mathbf{u}}(t)\hat{d}(t)}_{\text{second-order nonlinear terms}} \end{aligned} \quad (7.128)$$

Since the dc terms satisfy Eq. (7.124), they drop out of Eq. (7.128). Also, if the small-signal assumption (7.126) is satisfied, then the second-order nonlinear terms of Eq. (7.128) are small in magnitude compared to the first-order ac terms. We can therefore neglect the nonlinear terms, to obtain the following linearized ac model:

$$\begin{aligned} \mathbf{K} \frac{d\hat{\mathbf{x}}(t)}{dt} &= \mathbf{A}\hat{\mathbf{x}}(t) + \mathbf{B}\hat{\mathbf{u}}(t) + \{(A_1 - A_2)\mathbf{X} + (B_1 - B_2)\mathbf{U}\}\hat{d}(t) \\ \hat{\mathbf{y}}(t) &= \mathbf{C}\hat{\mathbf{x}}(t) + \mathbf{E}\hat{\mathbf{u}}(t) + \{(C_1 - C_2)\mathbf{X} + (E_1 - E_2)\mathbf{U}\}\hat{d}(t) \end{aligned} \quad (7.129)$$


This is the desired result, which coincides with Eq. (7.109).

7.5.4 Example: State-Space Averaging of a Nonideal Buck-Boost Converter

Let us apply the state-space averaging method to model the buck-boost converter of Fig. 7.42. We will model the conduction loss of MOSFET Q_1 by on-resistance R_{on} , and the forward voltage drop of diode D_1 by an independent voltage source of value V_D . It is desired to obtain a complete equivalent circuit, which models both the input port and the output port of the converter.

The independent states of the converter are the inductor current $i(t)$ and the capacitor voltage $v(t)$. Therefore, we should define the state vector $\mathbf{x}(t)$ as

$$\mathbf{x}(t) = \begin{bmatrix} i(t) \\ v(t) \end{bmatrix} \quad (7.130)$$

**Fig. 7.42** Buck-boost converter example

The input voltage $v_g(t)$ is an independent source which should be placed in the input vector $\mathbf{u}(t)$. In addition, we have chosen to model the diode forward voltage drop with an independent voltage source of value V_D . So this voltage source should also be included in the input vector $\mathbf{u}(t)$. Therefore, let us define the input vector as

$$\mathbf{u}(t) = \begin{bmatrix} v_g(t) \\ V_D \end{bmatrix} \quad (7.131)$$

To model the converter input port, we need to find the converter input current $i_g(t)$. To calculate this dependent current, it should be included in the output vector $\mathbf{y}(t)$. Therefore, let us choose to define $\mathbf{y}(t)$ as

$$\mathbf{y}(t) = [i_g(t)] \quad (7.132)$$

Note that it is not necessary to include the output voltage $v(t)$ in the output vector $\mathbf{y}(t)$, since $v(t)$ is already included in the state vector $\mathbf{x}(t)$.

Next, let us write the state equations for each subinterval. When the switch is in position 1, the converter circuit of Fig. 7.43a is obtained. The inductor voltage, capacitor current, and converter input current are

$$\begin{aligned} L \frac{di(t)}{dt} &= v_g(t) - i(t)R_{on} \\ C \frac{dv(t)}{dt} &= -\frac{v(t)}{R} \\ i_g(t) &= i(t) \end{aligned} \quad (7.133)$$

These equations can be written in the following state-space form:

$$\underbrace{\begin{bmatrix} L & 0 \\ 0 & C \end{bmatrix}}_{\mathbf{K}} \underbrace{\frac{d}{dt} \begin{bmatrix} i(t) \\ v(t) \end{bmatrix}}_{\mathbf{dx}(t)} = \underbrace{\begin{bmatrix} -R_{on} & 0 \\ 0 & -\frac{1}{R} \end{bmatrix}}_{\mathbf{A}_1} \underbrace{\begin{bmatrix} i(t) \\ v(t) \end{bmatrix}}_{\mathbf{x}(t)} + \underbrace{\begin{bmatrix} 1 & 0 \\ 0 & 0 \end{bmatrix}}_{\mathbf{B}_1} \underbrace{\begin{bmatrix} v_g(t) \\ V_D \end{bmatrix}}_{\mathbf{u}(t)} \quad (7.134)$$

$$\underbrace{\begin{bmatrix} i_g(t) \\ y(t) \end{bmatrix}}_{\mathbf{y}(t)} = \underbrace{\begin{bmatrix} 1 & 0 \end{bmatrix}}_{\mathbf{C}_1} \underbrace{\begin{bmatrix} i(t) \\ v(t) \end{bmatrix}}_{\mathbf{x}(t)} + \underbrace{\begin{bmatrix} 0 & 0 \end{bmatrix}}_{\mathbf{E}_1} \underbrace{\begin{bmatrix} v_g(t) \\ V_D \end{bmatrix}}_{\mathbf{u}(t)}$$

So we have identified the state equation matrices \mathbf{A}_1 , \mathbf{B}_1 , \mathbf{C}_1 , and \mathbf{E}_1 .




Fig. 7.43 Buck-boost converter circuit: (a) during subinterval 1, (b) during subinterval 2

With the switch in position 2, the converter circuit of Fig. 7.43b is obtained. For this subinterval, the inductor voltage, capacitor current, and converter input current are given by

$$\begin{aligned} L \frac{di(t)}{dt} &= v(t) - V_D \\ C \frac{dv(t)}{dt} &= -\frac{v(t)}{R} - i(t) \\ i_g(t) &= 0 \end{aligned} \quad (7.135)$$

When written in state-space form, these equations become

$$\underbrace{\begin{bmatrix} L & 0 \\ 0 & C \end{bmatrix}}_{\mathbf{K}} \underbrace{\frac{d}{dt} \begin{bmatrix} i(t) \\ v(t) \end{bmatrix}}_{\frac{d\mathbf{x}(t)}{dt}} = \underbrace{\begin{bmatrix} 0 & 1 \\ -1 & -\frac{1}{R} \end{bmatrix}}_{\mathbf{A}_2} \underbrace{\begin{bmatrix} i(t) \\ v(t) \end{bmatrix}}_{\mathbf{x}(t)} + \underbrace{\begin{bmatrix} 0 & -1 \\ 0 & 0 \end{bmatrix}}_{\mathbf{B}_2} \underbrace{\begin{bmatrix} v_g(t) \\ V_D \end{bmatrix}}_{\mathbf{u}(t)}$$

$$\underbrace{\begin{bmatrix} i_g(t) \\ v(t) \end{bmatrix}}_{\mathbf{y}(t)} = \underbrace{\begin{bmatrix} 0 & 0 \end{bmatrix}}_{\mathbf{C}_2} \underbrace{\begin{bmatrix} i(t) \\ v(t) \end{bmatrix}}_{\mathbf{x}(t)} + \underbrace{\begin{bmatrix} 0 & 0 \end{bmatrix}}_{\mathbf{E}_2} \underbrace{\begin{bmatrix} v_g(t) \\ V_D \end{bmatrix}}_{\mathbf{u}(t)} \quad (7.136)$$

So we have also identified the subinterval 2 matrices \mathbf{A}_2 , \mathbf{B}_2 , \mathbf{C}_2 , and \mathbf{E}_2 .

The next step is to evaluate the state-space averaged equilibrium equations (7.106) to (7.108). The averaged matrix \mathbf{A} is

$$\mathbf{A} = D\mathbf{A}_1 + D'\mathbf{A}_2 = D \begin{bmatrix} -R_{on} & 0 \\ 0 & -\frac{1}{R} \end{bmatrix} + D' \begin{bmatrix} 0 & 1 \\ -1 & -\frac{1}{R} \end{bmatrix} = \begin{bmatrix} -DR_{on} & D' \\ -D' & -\frac{1}{R} \end{bmatrix} \quad (7.137)$$

In a similar manner, the averaged matrices \mathbf{B} , \mathbf{C} , and \mathbf{E} are evaluated, with the following results:

$$\begin{aligned} \mathbf{B} &= D\mathbf{B}_1 + D'\mathbf{B}_2 = \begin{bmatrix} D & -D' \\ 0 & 0 \end{bmatrix} \\ \mathbf{C} &= D\mathbf{C}_1 + D'\mathbf{C}_2 = \begin{bmatrix} D & 0 \end{bmatrix} \\ \mathbf{E} &= D\mathbf{E}_1 + D'\mathbf{E}_2 = \begin{bmatrix} 0 & 0 \end{bmatrix} \end{aligned} \quad (7.138)$$

The dc state equations (7.106) therefore become

$$\begin{aligned} \begin{bmatrix} 0 \\ 0 \end{bmatrix} &= \begin{bmatrix} -DR_{on} & D' \\ -D' & -\frac{1}{R} \end{bmatrix} \begin{bmatrix} I \\ V \end{bmatrix} + \begin{bmatrix} D & -D' \\ 0 & 0 \end{bmatrix} \begin{bmatrix} V_g \\ V_D \end{bmatrix} \\ \begin{bmatrix} I_g \end{bmatrix} &= \begin{bmatrix} D & 0 \end{bmatrix} \begin{bmatrix} I \\ V \end{bmatrix} + \begin{bmatrix} 0 & 0 \end{bmatrix} \begin{bmatrix} V_g \\ V_D \end{bmatrix} \end{aligned} \quad (7.139)$$

Evaluation of Eq. (7.109) leads to the following solution for the equilibrium state and output vectors:

$$\begin{aligned} \begin{bmatrix} I \\ V \end{bmatrix} &= \left(\frac{1}{1 + \frac{D}{D'^2} \frac{R_{on}}{R}} \right) \begin{bmatrix} D & \frac{1}{D'R} \\ \frac{D}{D'^2 R} & 1 \end{bmatrix} \begin{bmatrix} V_g \\ V_D \end{bmatrix} \\ \begin{bmatrix} I_g \end{bmatrix} &= \left(\frac{1}{1 + \frac{D}{D'^2} \frac{R_{on}}{R}} \right) \begin{bmatrix} D^2 & \frac{1}{D'R} \end{bmatrix} \begin{bmatrix} V_g \\ V_D \end{bmatrix} \end{aligned} \quad (7.140)$$

Alternatively, the steady-state equivalent circuit of Fig. 7.44 can be constructed as usual from Eq. (7.139). The top row of Eq. (7.139) could have been obtained by application of the principle of inductor volt-second balance to the inductor voltage waveform. The second row of Eq. (7.139) could have been obtained by application of the principle of capacitor charge balance to the capacitor current waveform. The $i_g(t)$ equation expresses the dc component of the converter input current. By reconstructing circuits that are equivalent to these three equations, the dc model of Fig. 7.44 is obtained.




Fig. 7.44 Dc circuit model for the buck–boost converter model, equivalent to Eq. (7.139)

The small-signal model is found by evaluation of Eq. (7.109). The vector coefficients of $\hat{d}(t)$ in Eq. (7.109) are

$$\begin{aligned} (\mathbf{A}_1 - \mathbf{A}_2)\mathbf{X} + (\mathbf{B}_1 - \mathbf{B}_2)\mathbf{U} &= \begin{bmatrix} -V - IR_{on} \\ I \end{bmatrix} + \begin{bmatrix} V_g + V_D \\ 0 \end{bmatrix} = \begin{bmatrix} V_g - V - IR_{on} + V_D \\ I \end{bmatrix} \\ (\mathbf{C}_1 - \mathbf{C}_2)\mathbf{X} + (\mathbf{E}_1 - \mathbf{E}_2)\mathbf{U} &= [I] \end{aligned} \quad (7.141)$$

The small-signal ac state equations (7.109) therefore become

$$\begin{aligned} \begin{bmatrix} L & 0 \\ 0 & C \end{bmatrix} \frac{d}{dt} \begin{bmatrix} \hat{i}(t) \\ \hat{v}(t) \end{bmatrix} &= \begin{bmatrix} -DR_{on} & D' \\ -D' & -\frac{1}{R} \end{bmatrix} \begin{bmatrix} \hat{i}(t) \\ \hat{v}(t) \end{bmatrix} + \begin{bmatrix} D & -D' \\ 0 & 0 \end{bmatrix} \begin{bmatrix} \hat{v}_g(t) \\ 0 \end{bmatrix} + \begin{bmatrix} V_g - V - IR_{on} + V_D \\ I \end{bmatrix} \hat{d}(t) \\ \begin{bmatrix} \hat{i}_g(t) \\ \hat{v}_g(t) \end{bmatrix} &= \begin{bmatrix} D & 0 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} \hat{i}(t) \\ \hat{v}(t) \end{bmatrix} + \begin{bmatrix} 0 & 0 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} \hat{v}_g(t) \\ 0 \end{bmatrix} + [I]\hat{d}(t) \end{aligned} \quad (7.142)$$

Note that, since the diode forward voltage drop is modeled as the constant value V_D , there are no ac variations in this source, and $\hat{v}_D(t)$ equals zero. Again, a circuit model equivalent to Eq. (7.142) can be constructed, in the usual manner. When written in scalar form, Eq. (7.142) becomes

$$\begin{aligned} L \frac{d\hat{i}(t)}{dt} &= D'\hat{v}(t) - DR_{on}\hat{i}(t) + D\hat{v}_g(t) + (V_g - V - IR_{on} + V_D)\hat{d}(t) \\ C \frac{d\hat{v}(t)}{dt} &= -D'\hat{i}(t) - \frac{\hat{v}(t)}{R} + I\hat{d}(t) \\ \hat{i}_g(t) &= D\hat{i}(t) + I\hat{d}(t) \end{aligned} \quad (7.143)$$

Circuits corresponding to these equations are listed in Fig. 7.45. These circuits can be combined into the complete small-signal ac equivalent circuit model of Fig. 7.46.




Fig. 7.45 Circuits equivalent to the small-signal converter equations: (a) inductor loop, (b) capacitor node, (c) input port




Fig. 7.46 Complete small-signal ac equivalent circuit model, nonideal buck-boost converter example

7.5.5 Example: State-Space Averaging of a Boost Converter with ESR

As a final example, let us employ the state-space averaging method to derive the model of the nonideal boost converter of Fig. 7.47. This circuit includes a resistor R_C that models the capacitor equivalent series resistance; the dashed line encloses the capacitor model including an ideal capacitor C and ESR R_C . Students often experience difficulty in deriving the averaged equations




Fig. 7.47 Boost converter circuit, including capacitor equivalent series resistance R_C




Fig. 7.48 The capacitor ESR causes the output voltage waveform $v(t)$ to become discontinuous

of this circuit, and the state-space averaging method provides a framework for correctly deriving the averaged model. With the exception of the capacitor ESR, we will model all elements as ideal.

As illustrated in Fig. 7.48, the capacitor ESR causes the output voltage $v(t)$ to be discontinuous. When the diode conducts, the inductor current causes the output voltage to be greater by an amount $i_L(t)R||R_C$ and so the voltage exhibits a discontinuity during the switching times. Hence, we must be careful not to attempt to apply the small-ripple approximation to the output voltage $v(t)$. On the other hand, the voltage $v_C(t)$ of the ideal capacitor portion of the capacitor model is continuous and exhibits small ripple.

The independent states of this circuit are the inductor current $i_L(t)$ and the capacitor voltage $v_C(t)$. Note that $v_C(t)$ is defined as the voltage across the ideal capacitor portion of the capacitor model. The state vector $\mathbf{x}(t)$ is therefore defined as

$$\mathbf{x}(t) = \begin{bmatrix} i_L(t) \\ v_C(t) \end{bmatrix} \quad (7.144)$$

The input voltage $v_g(t)$ is an independent source which should be placed in the input vector $\mathbf{u}(t)$. We have chosen to model no other independent sources. Therefore, let us define the input vector as

$$\mathbf{u}(t) = [v_g(t)] \quad (7.145)$$

To model the converter input port, we need to find the converter input current $i_g(t)$. For the boost converter, the input current $i_g(t)$ coincides with the inductor current $i_L(t)$. Since $i_L(t)$ is already in the state vector $\mathbf{x}(t)$, no additional information is gained by inclusion of $i_g(t)$ in the output vector. On the other hand, to model the output port, we must write an equation for the output voltage $v(t)$. Since the actual output voltage $v(t)$ no longer coincides with the capacitor state




Fig. 7.49 Boost with ESR converter circuit: (a) during subinterval 1, (b) during subinterval 2

$v_C(t)$, we must write additional equations that can be solved for the averaged output voltage. Therefore $v(t)$ must be included in the output vector. Hence, let us choose to define $\mathbf{y}(t)$ as

$$\mathbf{y}(t) = \begin{bmatrix} v(t) \end{bmatrix} \quad (7.146)$$

Thus for this example, the output vector contains only the dependent quantity $v(t)$.

Next, we will develop the state equations for each subinterval. For the first subinterval, the MOSFET conducts and the converter circuit reduces to that of Fig. 7.49a. We can express the inductor voltage and capacitor current as:

$$\begin{aligned} L \frac{di_L(t)}{dt} &= v_g(t) \\ C \frac{dv_C(t)}{dt} &= -\frac{v_C(t)}{R + R_C} \end{aligned} \quad (7.147)$$

Note that we have been careful to express the capacitor current in terms of the capacitor voltage $v_C(t)$, rather than the output voltage $v(t)$. This is necessary because the state equations must be written as functions of the elements of the independent vectors $\mathbf{x}(t)$ and $\mathbf{u}(t)$, but not the dependent vector $\mathbf{y}(t)$.

For the first subinterval, we can express the output quantity also as a function of the elements of $\mathbf{x}(t)$ and $\mathbf{u}(t)$, as follows:

$$v(t) = v_C(t) \frac{R}{R + R_C} \quad (7.148)$$

Again, we have been careful to express $v(t)$ as a function of the capacitor state $v_C(t)$.

We can next write Eqs. (7.147) and (7.148) in matrix form. The result is

$$\begin{aligned} \underbrace{\begin{bmatrix} L & 0 \\ 0 & C \end{bmatrix}}_{\mathbf{K}} \underbrace{\frac{d}{dt} \begin{bmatrix} i_L(t) \\ v_C(t) \end{bmatrix}}_{\frac{d\mathbf{x}(t)}{dt}} &= \underbrace{\begin{bmatrix} 0 & 0 \\ 0 & -\frac{1}{R + R_C} \end{bmatrix}}_{\mathbf{A}_1} \underbrace{\begin{bmatrix} i_L(t) \\ v_C(t) \end{bmatrix}}_{\mathbf{x}(t)} + \underbrace{\begin{bmatrix} 1 \\ 0 \end{bmatrix}}_{\mathbf{B}_1} \underbrace{\begin{bmatrix} v_g(t) \end{bmatrix}}_{\mathbf{u}(t)} \\ \mathbf{y}(t) &= \underbrace{\begin{bmatrix} v(t) \end{bmatrix}}_{\mathbf{y}(t)} = \underbrace{\begin{bmatrix} 0 & \frac{R}{R + R_C} \end{bmatrix}}_{\mathbf{C}_1} \underbrace{\begin{bmatrix} i_L(t) \\ v_C(t) \end{bmatrix}}_{\mathbf{x}(t)} + \underbrace{\begin{bmatrix} 0 \end{bmatrix}}_{\mathbf{E}_1} \underbrace{\begin{bmatrix} v_g(t) \end{bmatrix}}_{\mathbf{u}(t)} \end{aligned} \quad (7.149)$$

For the second subinterval, the MOSFET is off and the diode conducts. The circuit of Fig. 7.49b is obtained. We can express the inductor voltage and capacitor current as:

$$\begin{aligned} L \frac{di_L(t)}{dt} &= v_g(t) - v(t) = v_g(t) - v_C(t) \frac{R}{R + R_C} - i_L(t) R \| R_C \\ C \frac{dv_C(t)}{dt} &= \frac{v(t) - v_C(t)}{R_C} = -\frac{v_C(t)}{R + R_C} + i_L(t) \frac{R}{R + R_C} \end{aligned} \quad (7.150)$$

In the above equations, it was necessary to eliminate the output voltage $v(t)$, again because the state equations must be written as functions of the elements of the independent vectors $\mathbf{x}(t)$ and $\mathbf{u}(t)$, but not the dependent vector $\mathbf{y}(t)$. The notation $R \| R_C$ denotes the parallel combination of R and R_C .

For this subinterval, we can express the output also as a function of the elements of $\mathbf{x}(t)$ and $\mathbf{u}(t)$, as follows:

$$v(t) = v_C(t) \frac{R}{R + R_C} + i_L(t) R \| R_C \quad (7.151)$$

Again, we have been careful to express $v(t)$ as a function of the capacitor state $v_C(t)$. We can now assemble the above equations to obtain the state-space description of the circuit during the second subinterval:

$$\underbrace{\begin{bmatrix} L & 0 \\ 0 & C \end{bmatrix}}_{\mathbf{K}} \underbrace{\frac{d}{dt} \begin{bmatrix} i_L(t) \\ v_C(t) \end{bmatrix}}_{\frac{d\mathbf{x}(t)}{dt}} = \underbrace{\begin{bmatrix} -R \| R_C & \frac{R}{R + R_C} \\ \frac{R}{R + R_C} & -\frac{1}{R + R_C} \end{bmatrix}}_{\mathbf{A}_2} \underbrace{\begin{bmatrix} i_L(t) \\ v_C(t) \end{bmatrix}}_{\mathbf{x}(t)} + \underbrace{\begin{bmatrix} 1 \\ 0 \end{bmatrix}}_{\mathbf{B}_2} \underbrace{\begin{bmatrix} v_g(t) \end{bmatrix}}_{\mathbf{u}(t)} \quad (7.152)$$

$$\underbrace{\begin{bmatrix} v(t) \end{bmatrix}}_{\mathbf{y}(t)} = \underbrace{\begin{bmatrix} R \| R_C & \frac{R}{R + R_C} \end{bmatrix}}_{\mathbf{C}_2} \underbrace{\begin{bmatrix} i_L(t) \\ v_C(t) \end{bmatrix}}_{\mathbf{x}(t)} + \underbrace{\begin{bmatrix} 0 \\ 1 \end{bmatrix}}_{\mathbf{E}_2} \underbrace{\begin{bmatrix} v_g(t) \end{bmatrix}}_{\mathbf{u}(t)}$$

The state-space averaging method predicts that the converter steady-state model is

$$\underbrace{\begin{bmatrix} 0 \\ 0 \end{bmatrix}}_{\mathbf{0}} = \underbrace{\begin{bmatrix} -D'(R \| R_C) & -D' \frac{R}{R + R_C} \\ D' \frac{R}{R + R_C} & -\frac{1}{R + R_C} \end{bmatrix}}_{D\mathbf{A}_1 + D'\mathbf{A}_2} \underbrace{\begin{bmatrix} I_L \\ V_C \end{bmatrix}}_{\mathbf{X}} + \underbrace{\begin{bmatrix} 1 \\ 0 \end{bmatrix}}_{D\mathbf{B}_1 + D'\mathbf{B}_2} \underbrace{\begin{bmatrix} V_g \end{bmatrix}}_{\mathbf{U}} \quad (7.153)$$

$$\underbrace{\begin{bmatrix} V \end{bmatrix}}_{\mathbf{Y}} = \underbrace{\begin{bmatrix} D'(R \| R_C) & \frac{R}{R + R_C} \\ D' \frac{R}{R + R_C} & \frac{R}{R + R_C} \end{bmatrix}}_{D\mathbf{C}_1 + D'\mathbf{C}_2} \underbrace{\begin{bmatrix} I_L \\ V_C \end{bmatrix}}_{\mathbf{X}} + \underbrace{\begin{bmatrix} 0 \\ 1 \end{bmatrix}}_{D\mathbf{E}_1 + D'\mathbf{E}_2} \underbrace{\begin{bmatrix} V_g \end{bmatrix}}_{\mathbf{U}}$$




Fig. 7.50 Steps in the construction of the steady-state equivalent circuit for the boost converter with capacitor equivalent series resistance: (a) inductor loop, (b) output node, (c) connection of capacitor to output node

Let us construct a steady-state equivalent circuit corresponding to the above equations. The output terminal of our converter is the output voltage V , rather than the capacitor voltage V_C . Therefore, it is helpful to first express the above equations in terms of the output voltage V , by using the output equation to eliminate V_C . This leads to the following equations:

$$0 = V_g - D'V - DD'I_L(R\parallel R_C) \quad (7.154a)$$

$$0 = D'I_L - \frac{V}{R} \quad (7.154b)$$

$$V = V_C \frac{R}{R + R_C} + D'I_L(R\parallel R_C) \quad (7.154c)$$

Equation (7.154a) can be recognized as a voltage loop equation, resulting from volt-second balance on the inductor. The current of this loop is the dc inductor current I_L . Construction of an equivalent circuit corresponding to this equation leads to the network of Fig. 7.50a. Likewise, Eq. (7.154b) is the equation of the output node, having voltage V . A corresponding equivalent circuit for this equation is shown in Fig. 7.50b. Equation (7.154c) describes how the capacitor C and its voltage V_C is connected to the output node. We might expect that the ideal capacitor element C is connected through the ESR R_C to the output node, as it is in the original converter circuit of Fig. 7.47. Indeed this is the case: Fig. 7.50c is a circuit corresponding to Eq. (7.154c), with the capacitor voltage V_C connected to the output node voltage V through resistor R_C . Resistors R and R_C constitute a voltage divider having the divider ratio $R/(R + R_C)$ shown in Eq. (7.154c). The second term in the equation accounts for how the current $D'I_L$ increases the output voltage, through the Thevenin-equivalent output resistance of the voltage divider, $R\parallel R_C$.

The circuits of Fig. 7.50 can be combined into the complete steady-state equivalent circuit illustrated in Fig. 7.51. It can be observed that the steady-state voltages V and V_C are equal. Additionally, the capacitor ESR leads to an additional effective series resistor $DD'(R\parallel R_C)$. This resistor models the loss induced in the ESR by the ac capacitor current, and its effect on the converter efficiency.




Fig. 7.51 Steady-state model of the boost converter, including effects of capacitor equivalent series resistance R_C

The small-signal ac state-space averaged model is found by evaluation of Eq. (7.110). The result is

$$\begin{bmatrix} L & 0 \\ 0 & C \end{bmatrix} \frac{d}{dt} \begin{bmatrix} \hat{i}_L(t) \\ \hat{v}_C(t) \end{bmatrix} = \begin{bmatrix} -D'(R||R_C) & -D' \frac{R}{R+R_C} \\ D' \frac{R}{R+R_C} & -\frac{1}{R+R_C} \end{bmatrix} \begin{bmatrix} \hat{i}_L(t) \\ \hat{v}_C(t) \end{bmatrix} + \begin{bmatrix} 1 \\ 0 \end{bmatrix} \begin{bmatrix} \hat{v}_g(t) \end{bmatrix} \quad (7.155)$$

$$+ \begin{bmatrix} I_L R || R_C + V_C \frac{R}{R+R_C} \\ -I_L \frac{R}{R+R_C} \end{bmatrix} \hat{d}(t) \quad (7.156)$$

$$\begin{bmatrix} \hat{v}(t) \end{bmatrix} = \begin{bmatrix} D'(R||R_C) & \frac{R}{R+R_C} \end{bmatrix} \begin{bmatrix} \hat{i}_L(t) \\ \hat{v}_C(t) \end{bmatrix} + \begin{bmatrix} -I_L R || R_C \end{bmatrix} \hat{d}(t) \quad (7.157)$$

To construct a small-signal ac circuit model, it is helpful to again express the equations in terms of the converter output voltage \hat{v} rather than the capacitor voltage \hat{v}_C . This is accomplished by using the output equation to eliminate \hat{v}_C from the right side of the state equations. After some algebra, we obtain

$$L \frac{d\hat{i}_L}{dt} = \hat{v}_g - D'\hat{v} - DD'(R||R_C)\hat{i}_L + ((D - D')(R||R_C)I_L + V)\hat{d} \quad (7.158a)$$

$$C \frac{d\hat{v}_C}{dt} = D'\hat{i}_L - \frac{\hat{v}}{R} - I_L\hat{d} \quad (7.158b)$$

$$\hat{v} = \hat{v}_C \frac{R}{R+R_C} + (D'\hat{i}_L - I_L\hat{d})(R||R_C) \quad (7.158c)$$

Equation (7.158a) can be recognized as a voltage loop equation, describing the small-signal ac components of the voltage around a loop containing the inductor. The current of this loop is the ac inductor current \hat{i}_L . Construction of an equivalent circuit corresponding to this equation




Fig. 7.52 Steps in the construction of the small-signal ac equivalent circuit for the boost converter with capacitor equivalent series resistance: (a) inductor loop, (b) output node, (c) connection of capacitor to output node, (d) composite circuit, output node and capacitor




Fig. 7.53 Complete small-signal ac model of the boost converter, including effects of capacitor equivalent series resistance R_C

leads to the network of Fig. 7.52a. Likewise, Eq. (7.158b) is the equation of the output node, having voltage \hat{v} . A corresponding equivalent circuit for this equation is shown in Fig. 7.52b. Although the capacitor current $C d\hat{v}_C/dt$ flows out of this node, Eq. (7.158b) does not describe whether the capacitor is connected through the capacitor ESR, and so at this point we will leave the capacitor branch as an unknown element.

Equation (7.158c) describes how the capacitor C and its voltage \hat{v}_C are connected to the output node. As in the steady-state model, we expect that the ideal capacitor element C is connected through the ESR R_C to the output node. Again, this is the case: Fig. 7.52c is a circuit corresponding to Eq. (7.158c), with the capacitor voltage \hat{v}_C connected to the output node voltage \hat{v} through resistor R_C . Resistors R and R_C again constitute a voltage divider having the

divider ratio $R/(R + R_C)$ shown in Eq. (7.158c). The second term in the equation accounts for how the total current ($D'\hat{i}_L + I_L\hat{d}$) (from the transformer secondary plus the \hat{d} current source) increases the output voltage, through the Thevenin-equivalent output resistance of the voltage divider, $R||R_C$. The circuits of Fig. 7.52b and c can be combined into the single circuit illustrated in Fig. 7.52d.

The circuits of Fig. 7.52a,d now can be combined, and the dependent sources replaced by an effective transformer as illustrated in Fig. 7.53. In this small-signal ac model, the voltages \hat{v} and \hat{v}_C can differ, and the capacitor ESR leads to new transfer function dynamics not present in the converter without ESR.

7.6 Summary of Key Points

1. The CCM converter analytical techniques of Chaps. 2 and 3 can be extended to predict converter ac behavior. The key step is to average the converter waveforms over one switching period. This removes the switching harmonics, thereby exposing directly the desired dc and low-frequency ac components of the waveforms. In particular, expressions for the averaged inductor voltages, capacitor currents, and converter input current are usually found.
2. Since switching converters are nonlinear systems, it is desirable to construct small-signal linearized models. This is accomplished by perturbing and linearizing the averaged model about a quiescent operating point.
3. Ac equivalent circuits can be constructed, in the same manner used in Chap. 3 to construct dc equivalent circuits. If desired, the ac equivalent circuits may be refined to account for the effects of converter losses and other nonidealities.
4. The conventional pulse-width modulator circuit has linear gain, dependent on the slope of the sawtooth waveform, or equivalently on its peak-to-peak magnitude. The pulse-width modulator also introduces sampling to the system.
5. The canonical circuit describes the basic properties shared by all dc–dc PWM converters operating in the continuous conduction mode. At the heart of the model is the ideal $1:M(D)$ transformer, introduced in Chap. 3 to represent the basic dc–dc conversion function, and generalized here to include ac variations. The converter reactive elements introduce an effective low-pass filter into the network. The model also includes independent sources that represent the effect of duty-cycle variations. The parameter values in the canonical models of several basic converters are tabulated for easy reference.
6. The state-space averaging method of Sect. 7.5 is essentially the same as the basic approach of Sect. 7.2, except that the formality of the state-space network description is used. The general results are listed in Sect. 7.5.2. State-space averaging is a formal approach that shows how a small-signal averaged model can always be derived, provided that the state equations can be written for each subinterval.

PROBLEMS

7.1 An ideal boost converter operates in the continuous conduction mode.

- (a) Determine the nonlinear averaged equations of this converter.
- (b) Now construct a small-signal ac model. Let

$$\begin{aligned}\langle v_g(t) \rangle_{T_s} &= V_g + \hat{v}_g(t) \\ d(t) &= D + \hat{d}(t) \\ \langle i(t) \rangle_{T_s} &= I + \hat{i}(t) \\ \langle v(t) \rangle_{T_s} &= V + \hat{v}(t)\end{aligned}$$

where V_g , D , I , and V are steady-state dc values; $\hat{v}_g(t)$ and $\hat{d}(t)$ are small ac variations in the power and control inputs; and $\hat{i}(t)$ and $\hat{v}(t)$ are the resulting small ac variations in the inductor current and output voltage, respectively. Show that the following model results:

Large-signal dc components

$$\begin{aligned}0 &= -D'V + V_g \\ 0 &= D'I - \frac{V}{R}\end{aligned}$$

Small-signal ac components

$$\begin{aligned}L \frac{d\hat{i}(t)}{dt} &= -D'\hat{v}(t) + V\hat{d}(t) + \hat{v}_g(t) \\ C \frac{d\hat{v}(t)}{dt} &= D'\hat{i}(t) - I\hat{d}(t) - \frac{\hat{v}(t)}{R}\end{aligned}$$

7.2 Construct an equivalent circuit that corresponds to the boost converter small-signal ac equations derived in Problem 7.1(b).

7.3 Manipulate your boost converter equivalent circuit of Problem 7.2 into canonical form. Explain each step in your derivation. Verify that the elements in your canonical model agree with Table 7.1.

7.4 The ideal current-fed bridge converter of Fig. 2.32 operates in the continuous conduction mode.

- (a) Determine the nonlinear averaged equations of this converter.
- (b) Perturb and linearize, to determine the small-signal ac equations.
- (c) Construct a small-signal ac equivalent circuit model for this converter.

7.5 Construct a complete small-signal ac equivalent circuit model for the flyback converter shown in Fig. 7.19, operating in continuous conduction mode. The transformer contains magnetizing inductance L , referred to the primary. In addition, the transformer exhibits significant core loss, which can be modeled by a resistor R_C in parallel with the primary winding. All other elements are ideal. You may use any valid method to solve this problem. Your model should correctly predict variations in $i_g(t)$.

7.6 Modeling the Ćuk converter. You may use any valid method to solve this problem.

- (a) Derive the small-signal dynamic equations that model the ideal Ćuk converter.
- (b) Construct a complete small-signal equivalent circuit model for the Ćuk converter.




Fig. 7.54 Inverse-SEPIC, Problem 7.7

7.7 Modeling the inverse-SEPIC. You may use any valid method to solve this problem.

- (a) Derive the small-signal dynamic equations that model the converter shown in Fig. 7.54.
- (b) Construct a complete small-signal equivalent circuit model for the inverse-SEPIC.

7.8 Consider the nonideal buck converter of Fig. 7.55. The input voltage source $v_g(t)$ has internal resistance R_g . Other component nonidealities may be neglected.




Fig. 7.55 Nonideal buck converter, Problem 7.8

- (a) Using the state-space averaging method, determine the small-signal ac equations that describe variations in i , v , and i_g , which occur owing to variations in the transistor duty cycle d and input voltage v_g .

- (b) Construct an ac equivalent circuit model corresponding to your equations of part (a).
- (c) Solve your model to determine an expression for the small-signal control-to-output transfer function.

7.9 Starting with Eq. (7.19), derive Eqs. (7.20) and (7.22). Show all steps in your derivation.

7.10 A flyback converter operates in the continuous conduction mode. The MOSFET switch has on-resistance R_{on} , and the secondary-side diode has a constant forward voltage drop V_D . The flyback transformer has primary winding resistance R_p and secondary winding resistance R_s .

- (a) Derive the small-signal ac equations for this converter.
- (b) Derive a complete small-signal ac equivalent circuit model, which is valid in the continuous conduction mode and which correctly models the above losses, as well as the converter input and output ports.

7.11 The two-output flyback converter of Fig. 7.56a operates in the continuous conduction mode. It may be assumed that the converter is lossless.




Fig. 7.56 Two-output flyback converter, Problem 7.11: (a) converter circuit, (b) small-signal ac equivalent circuit

- (a) Derive a small-signal ac equivalent circuit for this converter.
- (b) Show that the small-signal ac equivalent circuit for this two-output converter can be written in the generalized canonical form of Fig. 7.56b. Give analytical expressions for the generators $e(s)$ and $j(s)$.

7.12 A pulse-width modulator circuit is constructed in which the sawtooth-wave generator is replaced by a triangle-wave generator, as illustrated in Fig. 7.57a. The triangle waveform is illustrated in Fig. 7.57b.

- (a) Determine the converter switching frequency, in Hz.
- (b) Determine the gain $d(t)/v_c(t)$ for this circuit.
- (c) Over what range of v_c is your answer to (b) valid?




Fig. 7.57 Pulse-width modulator, Problem 7.12 (a) looks very large. Adjust magnification to be the same as (b)



Converter Transfer Functions

The engineering design process is comprised of several major steps:

1. *Specifications and other design goals* are defined.
2. *A circuit is proposed.* This is a creative process that draws on the physical insight and experience of the engineer.
3. *The circuit is modeled.* The converter power stage is modeled as described in Chap. 7. Components and other portions of the system are modeled as appropriate, often with vendor-supplied data.
4. *Design-oriented analysis* of the circuit is performed. This involves development of equations that allow element values to be chosen such that specifications and design goals are met. In addition, it may be necessary for the engineer to gain additional understanding and physical insight into the circuit behavior, so that the design can be improved by adding elements to the circuit or by changing circuit connections.
5. *Model verification.* Predictions of the model are compared to a laboratory prototype, under nominal operating conditions. The model is refined as necessary, so that the model predictions agree with laboratory measurements.
6. *Worst-case analysis* (or other reliability and production yield analysis) of the circuit is performed. This involves quantitative evaluation of the model performance, to judge whether specifications are met under all conditions. Computer simulation is well suited to this task.
7. *Iteration.* The above steps are repeated to improve the design until the worst-case behavior meets specifications, or until the reliability and production yield are acceptably high.

This chapter covers techniques of design-oriented analysis, measurement of experimental transfer functions, and computer simulation, as needed in steps 4, 5, and 6.

Sections 8.1 to 8.3 discuss techniques for analysis and construction of the Bode plots of the converter transfer functions, input impedance, and output impedance predicted by the equivalent circuit models of Chap. 7. For example, the small-signal equivalent circuit model of the buck-boost converter is illustrated in Fig. 7.18c. This model is reproduced in Fig. 8.1, with the important inputs and terminal impedances identified. The line-to-output transfer function $G_{vg}(s)$ is found by setting duty cycle variations $\hat{d}(s)$ to zero, and then solving for the transfer function from $\hat{v}_g(s)$ to $\hat{v}(s)$:

$$G_{vg}(s) = \left. \frac{\hat{v}(s)}{\hat{v}_g(s)} \right|_{\hat{d}(s)=0} \quad (8.1)$$




Fig. 8.1 Small-signal equivalent circuit model of the buck–boost converter, as derived in Chap. 7

This transfer function describes how variations or disturbances in the applied input voltage $v_g(t)$ lead to disturbances in the output voltage $v(t)$. It is important in design of an output voltage regulator. For example, in an off-line power supply, the converter input voltage $v_g(t)$ contains undesired even harmonics of the ac power line voltage. The transfer function $G_{vg}(s)$ is used to determine the effect of these harmonics on the converter output voltage $v(t)$.

The control-to-output transfer function $G_{vd}(s)$ is found by setting the input voltage variations $\hat{v}_g(s)$ to zero, and then solving the equivalent circuit model for $\hat{v}(s)$ as a function of $\hat{d}(s)$:

$$G_{vd}(s) = \left. \frac{\hat{v}(s)}{\hat{d}(s)} \right|_{\hat{v}_g(s)=0} \quad (8.2)$$

This transfer function describes how control input variations $\hat{d}(s)$ influence the output voltage $\hat{v}(s)$. In an output voltage regulator system, $G_{vd}(s)$ is a key component of the loop gain and has a significant effect on regulator performance.

The output impedance $Z_{out}(s)$ is found under the conditions that $\hat{v}_g(s)$ and $\hat{d}(s)$ variations are set to zero. $Z_{out}(s)$ describes how variations in the load current affect the output voltage. This quantity is also important in voltage regulator design. It may be appropriate to define $Z_{out}(s)$ either including or not including the load resistance R .

The converter input impedance $Z_{in}(s)$ plays a significant role when an electromagnetic interference (EMI) filter is added at the converter power input. The relative magnitudes of Z_{in} and the EMI filter output impedance influence whether the EMI filter disrupts the transfer function $G_{vd}(s)$. Design of input EMI filters is the subject of Chap. 17.

An objective of this chapter is the construction of Bode plots of the important transfer functions and terminal impedances of switching converters. For example, Fig. 8.2 illustrates the magnitude and phase plots of $G_{vd}(s)$ for the buck–boost converter model of Fig. 8.1. Rules for construction of magnitude and phase asymptotes are reviewed in Sect. 8.1, including two types of features that often appear in converter transfer functions: resonances and right half-plane zeroes. Bode diagrams of the small-signal transfer functions of the buck–boost converter are derived in detail in Sect. 8.2, and the transfer functions of the basic buck, boost, and buck–boost converters are tabulated. The physical origins of the right half-plane zero are also described.

A difficulty usually encountered in circuit analysis (step 4 of the above list) is the complexity of the circuit model: practical circuits may contain hundreds of elements, and hence their




Fig. 8.2 Bode plot of control-to-output transfer function predicted by the model of Fig. 8.1, with analytical expressions for the important features

analysis may lead to complicated derivations, intractable equations, and lots of algebra mistakes. *Design-oriented analysis* [78] is a collection of tools and techniques that can alleviate these problems. Some tools for approaching the design of a complicated converter system are described in this chapter. Writing the transfer functions in normalized form directly exposes the important features of the response. Analytical expressions for these features, as well as for the asymptotes, lead to simple equations that are useful in design. Well-separated roots of transfer function polynomials can be approximated in a simple way. Sect. 8.3 describes a graphical method for constructing Bode plots of transfer functions and impedances, essentially by inspection. This method can: (1) reduce the amount of algebra and associated algebra mistakes; (2) lead to greater insight into circuit behavior, which can be applied to design the circuit; and (3) lead to the insight necessary to make suitable approximations that render the equations tractable. Some more advanced techniques of design-oriented analysis are covered in Part IV.

Experimental measurement of transfer functions and impedances (needed in step 4, model verification) is discussed in Sect. 8.5. Use of computer simulation to plot converter transfer functions (as needed in step 6, worst-case analysis) is covered in Chap. 14.

8.1 Review of Bode Plots

A Bode plot is a plot of the magnitude and phase of a transfer function or other complex-valued quantity, vs. frequency. Magnitude in decibels and phase in degrees are plotted vs. frequency, using semi-logarithmic axes. The magnitude plot is effectively a log–log plot, since the magnitude is expressed in decibels and the frequency axis is logarithmic.

The magnitude of a dimensionless quantity G can be expressed in decibels as follows:

$$\|G\|_{\text{dB}} = 20 \log_{10} (\|G\|) \quad (8.3)$$

Decibel values of some simple magnitudes are listed in Table 8.1. Care must be used when the magnitude is dimensionless. Since it is not proper to take the logarithm of a quantity having dimensions, the magnitude must first be normalized. For example, to express the magnitude of an impedance Z in decibels, we should normalize by dividing by a base impedance R_{base} :

$$\|Z\|_{\text{dB}} = 20 \log_{10} \left(\frac{\|Z\|}{R_{\text{base}}} \right) \quad (8.4)$$

The value of R_{base} is arbitrary, but we need to tell others what value we have used. So if $\|Z\|$ is 5Ω , and we choose $R_{\text{base}} = 10 \Omega$, then we can say that $\|Z\|_{\text{dB}} = 20 \log_{10}(5 \Omega / 10 \Omega) = -6 \text{ dB}$ with respect to 10Ω . A common choice is $R_{\text{base}} = 1 \Omega$; decibel impedances expressed with $R_{\text{base}} = 1 \Omega$ are said to be expressed in $\text{dB}\Omega$. So 5Ω is equivalent to $14 \text{ dB}\Omega$. Current switching harmonics at the input port of a converter are often expressed in $\text{dB}\mu\text{A}$, or dB using a base current of $1 \mu\text{A}$: $60 \text{ dB}\mu\text{A}$ is equivalent to $1000 \mu\text{A}$, or 1 mA .

The magnitude Bode plots of functions equal to powers of f are linear. For example, suppose that the magnitude of a dimensionless quantity $G(f)$ is

$$\|G\| = \left(\frac{f}{f_0} \right)^n \quad (8.5)$$

where f_0 and n are constants. The magnitude in decibels is

$$\|G\|_{\text{dB}} = 20 \log_{10} \left(\frac{f}{f_0} \right)^n = 20n \log_{10} \left(\frac{f}{f_0} \right) \quad (8.6)$$

This equation is plotted in Fig. 8.3, for several values of n . The magnitudes have value $1 \Rightarrow 0 \text{ dB}$ at frequency $f = f_0$. They are linear functions of $\log_{10}(f)$. The slope is the change in $\|G\|_{\text{dB}}$ arising from a unit change in $\log_{10}(f)$; a unit increase in $\log_{10}(f)$ corresponds to a factor of 10, or a decade, increase in f . From Eq. (8.6), a decade increase in f leads to an increase in $\|G\|_{\text{dB}}$ of $20n \text{ dB}$. Hence, the slope is $20n \text{ dB}$ per decade. Equivalently, we can say that the slope is $20n \log_{10}(2) \approx 6n \text{ dB}$ per octave, where an octave is a factor of 2 change in frequency. In practice, the magnitudes of most frequency-dependent functions can usually be approximated over a limited range of frequencies by functions of the form (8.5); over this range of frequencies, the magnitude Bode plot is approximately linear with slope $20n \text{ dB}/\text{decade}$.

A simple transfer function whose magnitude is of the form (8.5) is the *pole at the origin*:

$$G(s) = \frac{1}{\left(\frac{s}{\omega_0} \right)} \quad (8.7)$$

Table 8.1 Expressing magnitudes in decibels

| Actual magnitude | Magnitude in dB |
|------------------|--|
| $1/2$ | -6 dB |
| 1 | 0 dB |
| 2 | 6 dB |
| $5 = 10/2$ | $20 \text{ dB} - 6 \text{ dB} = 14 \text{ dB}$ |
| 10 | 20 dB |
| $1000 = 10^3$ | $3 \cdot 20 \text{ dB} = 60 \text{ dB}$ |




Fig. 8.3 Magnitude Bode plots of functions which vary as f^n are linear, with slope n dB per decade

The magnitude is

$$\|G(j\omega)\| = \frac{1}{\left\| \frac{j\omega}{\omega_0} \right\|} = \frac{1}{\left(\frac{\omega}{\omega_0} \right)} \quad (8.8)$$

If we define $f = \omega/2\pi$ and $f_0 = \omega_0/2\pi$, then Eq. (8.8) becomes

$$\|G\| = \left(\frac{f}{f_0} \right)^{-1} \quad (8.9)$$

which is of the form of Eq. (8.5) with $n = -1$. As illustrated in Fig. 8.3, the magnitude Bode plot of the pole at the origin (8.7) has a -20 dB per decade slope, and passes through 0 dB at frequency $f = f_0$.

8.1.1 Single-Pole Response

Consider the simple R - C low-pass filter illustrated in Fig. 8.4. The transfer function is given by the voltage divider ratio

$$G(s) = \frac{v_2(s)}{v_1(s)} = \frac{\frac{1}{sC}}{\frac{1}{sC} + R} \quad (8.10)$$




Fig. 8.4 Simple R - C low-pass filter example

This transfer function is a ratio of voltages, and hence is dimensionless. By multiplying the numerator and denominator by sC , we can express the transfer function as a rational fraction:

$$G(s) = \frac{1}{1 + sRC} \quad (8.11)$$

The transfer function now coincides with the following standard normalized form for a single pole:

$$G(s) = \frac{1}{\left(1 + \frac{s}{\omega_0}\right)} \quad (8.12)$$

The parameter $\omega_0 = 2\pi f_0$ is found by equating the coefficients of s in the denominators of Eqs. (8.11) and (8.12). The result is

$$\omega_0 = \frac{1}{RC} \quad (8.13)$$

Since R and C are real positive quantities, ω_0 is also real and positive. The denominator of Eq. (8.12) contains a root at $s = -\omega_0$, and hence $G(s)$ contains a real pole in the left half of the complex plane.

To find the magnitude and phase of the transfer function, we let $s = j\omega$, where j is the square root of -1 . We then find the magnitude and phase of the resulting complex-valued function. With $s = j\omega$, Eq. (8.12) becomes

$$G(j\omega) = \frac{1}{\left(1 + j\frac{\omega}{\omega_0}\right)} = \frac{1 - j\frac{\omega}{\omega_0}}{1 + \left(\frac{\omega}{\omega_0}\right)^2} \quad (8.14)$$

The complex-valued $G(j\omega)$ is illustrated in Fig. 8.5, for one value of ω . The magnitude is

$$\begin{aligned} \|G(j\omega)\| &= \sqrt{[\text{Re}(G(j\omega))]^2 + [\text{Im}(G(j\omega))]^2} \\ &= \frac{1}{\sqrt{1 + \left(\frac{\omega}{\omega_0}\right)^2}} \end{aligned} \quad (8.15)$$

Here, we have assumed that ω_0 is real. In decibels, the magnitude is

$$\|G(j\omega)\|_{\text{dB}} = -20 \log_{10} \left(\sqrt{1 + \left(\frac{\omega}{\omega_0}\right)^2} \right) \text{dB} \quad (8.16)$$

The easy way to sketch the magnitude Bode plot of G is to investigate the asymptotic behavior for large and small frequency.

For small frequency, $\omega \ll \omega_0$ and $f \ll f_0$, it is true that

$$\left(\frac{\omega}{\omega_0}\right) \ll 1 \quad (8.17)$$




Fig. 8.5 Magnitude and phase of the complex-valued function $G(j\omega)$




Fig. 8.6 Magnitude asymptotes for the single real pole transfer function

The $(\omega/\omega_0)^2$ term of Eq. (8.15) is therefore much smaller than 1, and hence Eq. (8.15) becomes

$$\|G(j\omega)\| \approx \frac{1}{\sqrt{1}} = 1 \quad (8.18)$$

In decibels, the magnitude is approximately

$$\|G(j\omega)\|_{\text{dB}} \approx 0 \text{ dB} \quad (8.19)$$

Thus, as illustrated in Fig. 8.6, at low frequency $\|G(j\omega)\|_{\text{dB}}$ is asymptotic to 0 dB.

At high frequency, $\omega \gg \omega_0$ and $f \gg f_0$. In this case, it is true that

$$\left(\frac{\omega}{\omega_0}\right) \gg 1 \quad (8.20)$$

We can then say that

$$1 + \left(\frac{\omega}{\omega_0}\right)^2 \approx \left(\frac{\omega}{\omega_0}\right)^2 \quad (8.21)$$

Hence, Eq. (8.15) now becomes


$$\|G(j\omega)\| \approx \frac{1}{\sqrt{\left(\frac{\omega}{\omega_0}\right)^2}} = \left(\frac{f}{f_0}\right)^{-1} \quad (8.22)$$

This expression coincides with Eq. (8.5), with $n = -1$. So at high frequency, $\|G(j\omega)\|_{\text{dB}}$ has slope $-20 \text{ dB per decade}$, as illustrated in Fig. 8.6. Thus, the asymptotes of $\|G(j\omega)\|$ are equal to 1 at low frequency, and $(f/f_0)^{-1}$ at high frequency. The asymptotes intersect at f_0 . The actual magnitude tends toward these asymptotes at very low frequency and very high frequency. In the vicinity of the corner frequency f_0 , the actual curve deviates somewhat from the asymptotes.

The deviation of the exact curve from the asymptotes can be found by simply evaluating Eq. (8.15). At the corner frequency $f = f_0$, Eq. (8.15) becomes

$$\|G(j\omega_0)\| = \frac{1}{1 + \left(\frac{\omega_0}{\omega_0}\right)^2} = \frac{1}{\sqrt{2}} \quad (8.23)$$

Fig. 8.7 Deviation of the actual curve from the asymptotes, real pole



In decibels, the magnitude is

$$\|G(j\omega_0)\|_{\text{dB}} = -20 \log_{10} \left(\sqrt{1 + \left(\frac{\omega_0}{\omega_0} \right)^2} \right) \approx -3 \text{ dB} \quad (8.24)$$

So the actual curve deviates from the asymptotes by -3 dB at the corner frequency, as illustrated in Fig. 8.7. Similar arguments show that the actual curve deviates from the asymptotes by -1 dB at $f = f_0/2$ and at $f = 2f_0$.

The phase of $G(j\omega)$ is


$$\angle G(j\omega) = \tan^{-1} \left(\frac{\text{Im}(G(j\omega))}{\text{Re}(G(j\omega))} \right) \quad (8.25)$$

Insertion of the real and imaginary parts of Eq. (8.14) into Eq. (8.25) leads to

$$\angle G(j\omega) = -\tan^{-1} \left(\frac{\omega}{\omega_0} \right) \quad (8.26)$$

This function is plotted in Fig. 8.8. It tends to 0° at low frequency and to -90° at high frequency. At the corner frequency $f = f_0$, the phase is -45° .

Fig. 8.8 Exact phase plot, real pole






Fig. 8.9 One choice for the mid-frequency phase asymptote, which correctly predicts the actual slope at $f = f_0$

Since the high-frequency and low-frequency phase asymptotes do not intersect, we need a third asymptote to approximate the phase in the vicinity of the corner frequency f_0 . One way to do this is illustrated in Fig. 8.9, where the slope of the asymptote is chosen to be identical to the slope of the actual curve at $f = f_0$. It can be shown that, with this choice, the asymptote intersection frequencies f_a and f_b are given by

$$\begin{aligned} f_a &= f_0 e^{-\pi/2} \approx \frac{f_0}{4.81} \\ f_b &= f_0 e^{\pi/2} \approx 4.81 f_0 \end{aligned} \quad (8.27)$$

A simpler choice, which better approximates the actual curve, is

$$\begin{aligned} f_a &= \frac{f_0}{10} \\ f_b &= 10 f_0 \end{aligned} \quad (8.28)$$

This asymptote is compared to the actual curve in Fig. 8.10. The pole causes the phase to change over a frequency span of approximately two decades, centered at the corner frequency. The slope of the asymptote in this frequency span is -45° per decade. At the break frequencies f_a and f_b , the actual phase deviates from the asymptotes by $\tan^{-1}(0.1) = 5.7^\circ$.

The magnitude and phase asymptotes for the single-pole response are summarized in Fig. 8.11. It is good practice to consistently express single-pole transfer functions in the normalized form of Eq. (8.12). Both terms in the denominator of Eq. (8.12) are dimensionless, and the coefficient of s^0 is unity. Equation (8.12) is easy to interpret, because of its normalized form. At low frequencies, where the (s/ω_0) term is small in magnitude, the transfer function is approximately equal to 1. At high frequencies, where the (s/ω_0) term has magnitude much greater than 1, the transfer function is approximately $(s/\omega_0)^{-1}$. This leads to a magnitude of $(f/f_0)^{-1}$. The corner frequency is $f_0 = \omega_0/2\pi$. So the transfer function is written directly in terms of its salient features, that is, its asymptotes and its corner frequency.




Fig. 8.10 A simpler choice for the mid-frequency phase asymptote, which better approximates the curve over the entire frequency range




Fig. 8.11 Summary of the magnitude and phase Bode plot for the single real pole

8.1.2 Single Zero Response

A single zero response contains a root in the numerator of the transfer function, and can be written in the following normalized form:

$$G(s) = \left(1 + \frac{s}{\omega_0}\right) \quad (8.29)$$

This transfer function has magnitude

$$\|G(j\omega)\| = \sqrt{1 + \left(\frac{\omega}{\omega_0}\right)^2} \quad (8.30)$$

At low frequency, $f \ll f_0 = \omega_0/2\pi$, the transfer function magnitude tends to 1 $\Rightarrow 0$ dB. At high frequency, $f \gg f_0$, the transfer function magnitude tends to (f/f_0) . As illustrated in Fig. 8.12, the high-frequency asymptote has slope +20 dB/decade. The phase is given by

$$\angle G(j\omega) = \tan^{-1} \left(\frac{\omega}{\omega_0} \right) \quad (8.31)$$

With the exception of a minus sign, the phase is identical to Eq. (8.26). Hence, suitable asymptotes are as illustrated in Fig. 8.12. The phase tends to 0° at low frequency and to $+90^\circ$ at high frequency. Over the interval $f_0/10 < f < 10f_0$, the phase asymptote has a slope of $+45^\circ/\text{decade}$.




Fig. 8.12 Summary of the magnitude and phase Bode plot for the single real zero

8.1.3 Right Half-Plane Zero

Right half-plane zeroes are often encountered in the small-signal transfer functions of switching converters. These terms have the following normalized form:

$$G(s) = \left(1 - \frac{s}{\omega_0}\right) \quad (8.32)$$

The root of Eq. (8.32) is positive, and hence lies in the right half of the complex s -plane. The right half-plane zero is also sometimes called a nonminimum phase zero. Its normalized form, Eq. (8.32), resembles the normalized form of the (left half-plane) zero of Eq. (8.29), with the exception of a minus sign in the coefficient of s . The minus sign causes a phase reversal at high frequency.

The transfer function has magnitude

$$\|G(j\omega)\| = \sqrt{1 + \left(\frac{\omega}{\omega_0}\right)^2} \quad (8.33)$$

This expression is identical to Eq. (8.30). Hence, it is impossible to distinguish a right half-plane zero from a left half-plane zero by the magnitude alone. The phase is given by

$$\angle G(j\omega) = -\tan^{-1}\left(\frac{\omega}{\omega_0}\right) \quad (8.34)$$

This coincides with the expression for the phase of the single pole, Eq. (8.26). So the right half-plane zero exhibits the magnitude response of the left half-plane zero, but the phase response of the pole. Magnitude and phase asymptotes are summarized in Fig. 8.13.




Fig. 8.13 Summary of the magnitude and phase Bode plot for the single real RHP zero

8.1.4 Frequency Inversion

Two other forms arise, from inversion of the frequency axis. The inverted pole has the transfer function

$$G(s) = \frac{1}{\left(1 + \frac{\omega_0}{s}\right)} \quad (8.35)$$

As illustrated in Fig. 8.14, the inverted pole has a high-frequency gain of 1, and a low-frequency asymptote having a +20 dB/decade slope. This form is useful for describing the gain of high-pass filters, and of other transfer functions where it is desired to emphasize the high-frequency gain, with attenuation of low frequencies. Equation (8.35) is equivalent to

$$G(s) = \frac{\left(\frac{s}{\omega_0}\right)}{\left(1 + \frac{s}{\omega_0}\right)} \quad (8.36)$$

However, Eq. (8.35) more directly emphasizes that the high-frequency gain is 1.

The inverted zero has the form

$$G(s) = \left(1 + \frac{\omega_0}{s}\right) \quad (8.37)$$

As illustrated in Fig. 8.15, the inverted zero has a high-frequency gain asymptote equal to 1, and a low-frequency asymptote having a slope equal to -20 dB/decade. An example of the use of




Fig. 8.14 Inversion of the frequency axis: summary of the magnitude and phase Bode plots for the inverted real pole




Fig. 8.15 Inversion of the frequency axis: summary of the magnitude and phase Bode plot for the inverted real zero

this type of transfer function is the proportional-plus-integral controller, discussed in connection with feedback loop design in the next chapter. Equation (8.37) is equivalent to

$$G(s) = \frac{\left(1 + \frac{s}{\omega_0}\right)}{\left(\frac{s}{\omega_0}\right)} \quad (8.38)$$

However, Eq. (8.37) is the preferred form when it is desired to emphasize the value of the high-frequency gain asymptote.

The use of frequency inversion is illustrated by example in the next section.

8.1.5 Combinations

The Bode diagram of a transfer function containing several pole, zero, and gain terms can be constructed by simple addition. At any given frequency, the magnitude (in decibels) of the composite transfer function is equal to the sum of the decibel magnitudes of the individual terms. Likewise, at a given frequency the phase of the composite transfer function is equal to the sum of the phases of the individual terms.

For example, suppose that we have already constructed the Bode diagrams of two complex-valued functions of ω , $G_1(\omega)$ and $G_2(\omega)$. These functions have magnitudes $R_1(\omega)$ and $R_2(\omega)$, and phases $\theta_1(\omega)$ and $\theta_2(\omega)$, respectively. It is desired to construct the Bode diagram of the product $G_3(\omega) = G_1(\omega) G_2(\omega)$. Let $G_3(\omega)$ have magnitude $R_3(\omega)$, and phase $\theta_3(\omega)$. To find this magnitude and phase, we can express $G_1(\omega)$, $G_2(\omega)$, and $G_3(\omega)$ in polar form:

$$\begin{aligned} G_1(\omega) &= R_1(\omega)e^{j\theta_1(\omega)} \\ G_2(\omega) &= R_2(\omega)e^{j\theta_2(\omega)} \\ G_3(\omega) &= R_3(\omega)e^{j\theta_3(\omega)} \end{aligned} \quad (8.39)$$

The product $G_3(\omega)$ can then be expressed as

$$G_3(\omega) = G_1(\omega)G_2(\omega) = R_1(\omega)e^{j\theta_1(\omega)}R_2(\omega)e^{j\theta_2(\omega)} \quad (8.40)$$

Simplification leads to

$$G_3(\omega) = (R_1(\omega)R_2(\omega))e^{j(\theta_1(\omega)+\theta_2(\omega))} \quad (8.41)$$

Hence, the composite phase is

$$\theta_3(\omega) = \theta_1(\omega) + \theta_2(\omega) \quad (8.42)$$

The total magnitude is

$$R_3(\omega) = R_1(\omega)R_2(\omega) \quad (8.43)$$

When expressed in decibels, Eq. (8.43) becomes

$$|R_3(\omega)|_{\text{dB}} = |R_1(\omega)|_{\text{dB}} + |R_2(\omega)|_{\text{dB}} \quad (8.44)$$

So the composite phase is the sum of the individual phases, and when expressed in decibels, the composite magnitude is the sum of the individual magnitudes. The composite magnitude slope, in dB per decade, is therefore also the sum of the individual slopes in dB per decade.

For example, consider construction of the Bode plot of the following transfer function:

$$G(s) = \frac{G_0}{\left(1 + \frac{s}{\omega_1}\right)\left(1 + \frac{s}{\omega_2}\right)} \quad (8.45)$$

where $G_0 = 40 \Rightarrow 32 \text{ dB}$, $f_1 = \omega_1/2\pi = 100 \text{ Hz}$, $f_2 = \omega_2/2\pi = 2 \text{ kHz}$. This transfer function contains three terms: the gain G_0 , and the poles at frequencies f_1 and f_2 . The asymptotes for each of these terms are illustrated in Fig. 8.16. The gain G_0 is a positive real number, and therefore contributes zero phase shift with the gain 32 dB. The poles at 100 Hz and 2 kHz each contribute asymptotes as in Fig. 8.11.

At frequencies less than 100 Hz, the G_0 term contributes a gain magnitude of 32 dB, while the two poles each contribute magnitude asymptotes of 0 dB. So the low-frequency composite magnitude asymptote is $32 \text{ dB} + 0 \text{ dB} + 0 \text{ dB} = 32 \text{ dB}$. For frequencies between 100 Hz and 2 kHz, the G_0 gain again contributes 32 dB, and the pole at 2 kHz continues to contribute a 0 dB magnitude asymptote. However, the pole at 100 Hz now contributes a magnitude asymptote that decreases with a -20 dB/decade slope. The composite magnitude asymptote therefore also decreases with a -20 dB/decade slope, as illustrated in Fig. 8.16. For frequencies greater than 2 kHz, the poles at 100 Hz and 2 kHz each contribute decreasing asymptotes having slopes of -20 dB/decade . The composite asymptote therefore decreases with a slope of $-20 \text{ dB/decade} - 20 \text{ dB/decade} = -40 \text{ dB/decade}$, as illustrated.

The composite phase asymptote is also constructed in Fig. 8.16. Below 10 Hz, all terms contribute 0° asymptotes. For frequencies between $f_1/10 = 10 \text{ Hz}$ and $f_2/10 = 200 \text{ Hz}$, the pole at f_1 contributes a decreasing phase asymptote having a slope of $-45^\circ/\text{decade}$. Between 200 Hz and $10f_1 = 1 \text{ kHz}$, both poles contribute decreasing asymptotes with $-45^\circ/\text{decade}$ slopes; the




Fig. 8.16 Construction of magnitude and phase asymptotes for the transfer function of Eq. (8.45). Dashed lines: asymptotes for individual terms. Solid lines: composite asymptotes

composite slope is therefore $-90^\circ/\text{decade}$. Between 1kHz and $10f_2 = 20\text{kHz}$, the pole at f_1 contributes a constant -90° phase asymptote, while the pole at f_2 contributes a decreasing asymptote with $-45^\circ/\text{decade}$ slope. The composite slope is then $-45^\circ/\text{decade}$. For frequencies greater than 20kHz , both poles contribute constant -90° asymptotes, leading to a composite phase asymptote of -180° .

As a second example, consider the transfer function $A(s)$ represented by the magnitude and phase asymptotes of Fig. 8.17. Let us write the transfer function that corresponds to these asymptotes. The dc asymptote is A_0 . At corner frequency f_1 , the asymptote slope increases from 0 dB/decade to $+20\text{ dB/decade}$. Hence, there must be a zero at frequency f_1 . At frequency f_2 , the asymptote slope decreases from $+20\text{ dB/decade}$ to 0 dB/decade . Therefore the transfer function contains a pole at frequency f_2 . So we can express the transfer function as

$$A(s) = A_0 \frac{\left(1 + \frac{s}{\omega_1}\right)}{\left(1 + \frac{s}{\omega_2}\right)} \quad (8.46)$$

where ω_1 and ω_2 are equal to $2\pi f_1$ and $2\pi f_2$, respectively.




Fig. 8.17 Magnitude and phase asymptotes of example transfer function $A(s)$

We can use Eq. (8.46) to derive analytical expressions for the asymptotes. For $f < f_1$, and letting $s = j\omega$, we can see that the (s/ω_1) and (s/ω_2) terms each have magnitude less than 1. The asymptote is derived by neglecting these terms. Hence, the low-frequency magnitude asymptote is

$$\left\| A_0 \frac{\left(1 + \frac{s}{\omega_1}\right)}{\left(1 + \frac{s}{\omega_2}\right)} \right\|_{s=j\omega} = A_0 \frac{1}{1} = A_0 \quad (8.47)$$

For $f_1 < f < f_2$, the numerator term (s/ω_1) has magnitude greater than 1, while the denominator term (s/ω_2) has magnitude less than 1. The asymptote is derived by neglecting the smaller terms:

$$\left\| A_0 \frac{\left(1 + \frac{s}{\omega_1}\right)}{\left(1 + \frac{s}{\omega_2}\right)} \right\|_{s=j\omega} = A_0 \frac{\left\| \frac{s}{\omega_1} \right\|_{s=j\omega}}{1} = A_0 \frac{\omega}{\omega_1} = A_0 \frac{f}{f_1} \quad (8.48)$$

This is the expression for the mid-frequency magnitude asymptote of $A(s)$. For $f > f_2$, the (s/ω_1) and (s/ω_2) terms each have magnitude greater than 1. The expression for the high-frequency asymptote is therefore:

$$\left\| A_0 \frac{\left(1 + \frac{s}{\omega_1}\right)}{\left(1 + \frac{s}{\omega_2}\right)} \right\|_{s=j\omega} = A_0 \frac{\left\| \frac{s}{\omega_1} \right\|_{s=j\omega}}{\left\| \frac{s}{\omega_2} \right\|_{s=j\omega}} = A_0 \frac{\omega_2}{\omega_1} = A_0 \frac{f_2}{f_1} \quad (8.49)$$

We can conclude that the high-frequency gain is

$$A_\infty = A_0 \frac{f_2}{f_1} \quad (8.50)$$

Thus, we can derive analytical expressions for the asymptotes.

The transfer function $A(s)$ can also be written in a second form, using inverted poles and zeroes. Suppose that $A(s)$ represents the transfer function of a high-frequency amplifier, whose dc gain is not important. We are then interested in expressing $A(s)$ directly in terms of the high-frequency gain A_∞ . We can view the transfer function as having an inverted pole at frequency f_2 , which introduces attenuation at frequencies less than f_2 . In addition, there is an inverted zero at $f = f_1$. So $A(s)$ could also be written as

$$A(s) = A_\infty \frac{\left(1 + \frac{\omega_1}{s}\right)}{\left(1 + \frac{\omega_2}{s}\right)} \quad (8.51)$$

It can be verified that Eqs. (8.51) and (8.46) are equivalent.

8.1.6 Quadratic Pole Response: Resonance

Consider next the transfer function $G(s)$ of the two-pole low-pass filter of Fig. 8.18. The buck converter contains a filter of this type. When manipulated into canonical form, the models of the boost and buck-boost also contain similar filters. One can show that the transfer function of this network is

$$G(s) = \frac{v_2(s)}{v_1(s)} = \frac{1}{1 + s\frac{L}{R} + s^2LC} \quad (8.52)$$




Fig. 8.18 Two-pole low-pass filter example

This transfer function contains a second-order denominator polynomial, and is of the form

$$G(s) = \frac{1}{1 + a_1s + a_2s^2} \quad (8.53)$$

with $a_1 = L/R$ and $a_2 = LC$.

To construct the Bode plot of this transfer function, we might try to factor the denominator into its two roots:

$$G(s) = \frac{1}{\left(1 - \frac{s}{s_1}\right)\left(1 - \frac{s}{s_2}\right)} \quad (8.54)$$

Use of the quadratic formula leads to the following expressions for the roots:

$$s_1 = -\frac{a_1}{2a_2} \left[1 - \sqrt{1 - \frac{4a_2}{a_1^2}} \right] \quad (8.55)$$

$$s_2 = -\frac{a_1}{2a_2} \left[1 + \sqrt{1 - \frac{4a_2}{a_1^2}} \right] \quad (8.56)$$

If $4a_2 \leq a_1^2$, then the roots are real. Each real pole then exhibits a Bode diagram as derived in Sect. 8.1.1, and the composite Bode diagram can be constructed as described in Sect. 8.1.5 (but a better approach is described in Sect. 8.1.7).

If $4a_2 > a_1^2$, then the roots (8.55) and (8.56) are complex. In Sect. 8.1.1, the assumption was made that ω_0 is real; hence, the results of that section cannot be applied to this case. We need to do some additional work, to determine the magnitude and phase for the case when the roots are complex.

The transfer functions of Eqs. (8.52) and (8.53) can be written in the following standard normalized form:

$$G(s) = \frac{1}{1 + 2\zeta\frac{s}{\omega_0} + \left(\frac{s}{\omega_0}\right)^2} \quad (8.57)$$

If the coefficients a_1 and a_2 are real and positive, then the parameters ζ and ω_0 are also real and positive. The parameter ω_0 is again the angular corner frequency, and we can define $f_0 = \omega_0/2\pi$. The parameter ζ is called the *damping factor*: ζ controls the shape of the transfer function in the vicinity of $f = f_0$. An alternative standard normalized form is

$$G(s) = \frac{1}{1 + \frac{s}{Q\omega_0} + \left(\frac{s}{\omega_0}\right)^2} \quad (8.58)$$

where

$$Q = \frac{1}{2\zeta} \quad (8.59)$$

The parameter Q is called the *quality factor* of the circuit, and is a measure of the dissipation in the system. A more general definition of Q , for sinusoidal excitation of a passive element or network, is

$$Q = 2\pi \frac{(\text{peak stored energy})}{(\text{energy dissipated per cycle})} \quad (8.60)$$

For a second-order passive system, Eqs. (8.59) and (8.60) are equivalent. We will see that the Q -factor has a very simple interpretation in the magnitude Bode diagrams of second-order transfer functions.

Analytical expressions for the parameters Q and ω_0 can be found by equating like powers of s in the original transfer function, Eq. (8.52), and in the normalized form, Eq. (8.58). The result is

$$\begin{aligned} f_0 &= \frac{\omega_0}{2\pi} = \frac{1}{2\pi\sqrt{LC}} \\ Q &= R\sqrt{\frac{C}{L}} \end{aligned} \quad (8.61)$$

The roots s_1 and s_2 of Eqs. (8.55) and (8.56) are real when $Q \leq 0.5$, and are complex when $Q > 0.5$.

The magnitude of G is

$$\|G(j\omega)\| = \frac{1}{\sqrt{\left(1 - \left(\frac{\omega}{\omega_0}\right)^2\right)^2 + \frac{1}{Q^2}\left(\frac{\omega}{\omega_0}\right)^2}} \quad (8.62)$$

Asymptotes of $\|G\|$ are illustrated in Fig. 8.19. At low frequencies, $(\omega/\omega_0) \ll 1$, and hence




Fig. 8.19 Magnitude asymptotes for the two-pole transfer function

$$\|G\| \rightarrow 1 \quad \text{for } \omega \ll \omega_0 \quad (8.63)$$

At high frequencies where $(\omega/\omega_0) \gg 1$, the $(\omega/\omega_0)^4$ term dominates the expression inside the radical of Eq. (8.62). Hence, the high-frequency asymptote is

$$\|G\| \rightarrow \left(\frac{f}{f_0}\right)^{-2} \quad \text{for } \omega \gg \omega_0 \quad (8.64)$$

This expression coincides with Eq. (8.5), with $n = -2$. Therefore, the high-frequency asymptote has slope -40 dB/decade . The asymptotes intersect at $f = f_0$, and are independent of Q .

The parameter Q affects the deviation of the actual curve from the asymptotes, in the neighborhood of the corner frequency f_0 . The exact magnitude at $f = f_0$ is found by substitution of $\omega = \omega_0$ into Eq. (8.62):

$$\|G(j\omega_0)\| = Q \quad (8.65)$$

So the exact transfer function has magnitude Q at the corner frequency f_0 . In decibels, Eq. (8.65) is

$$\|G(j\omega_0)\|_{\text{dB}} = |Q|_{\text{dB}} \quad (8.66)$$




Fig. 8.20 Important features of the magnitude Bode plot, for the two-pole transfer function

So if, for example, $Q = 2 \Rightarrow 6 \text{ dB}$, then the actual curve deviates from the asymptotes by 6 dB at the corner frequency $f = f_0$. Salient features of the magnitude Bode plot of the second-order transfer function are summarized in Fig. 8.20.

The phase of G is

$$\angle G(j\omega) = -\tan^{-1} \left[\frac{\frac{1}{Q} \left(\frac{\omega}{\omega_0} \right)}{1 - \left(\frac{\omega}{\omega_0} \right)^2} \right] \quad (8.67)$$

The phase tends to 0° at low frequency and to -180° at high frequency. At $f = f_0$, the phase is -90° . As illustrated in Fig. 8.21, increasing the value of Q causes a sharper phase change between the 0° and -180° asymptotes. We again need a mid-frequency asymptote, to approximate the phase transition in the vicinity of the corner frequency f_0 , as illustrated in Fig. 8.22. As in the case of the real single pole, we could choose the slope of this asymptote to be identical to the slope of the actual curve at $f = f_0$. It can be shown that this choice leads to the following asymptote break frequencies:

$$\begin{aligned} f_a &= \left(e^{\pi/2}\right)^{-\frac{1}{2Q}} f_0 \\ f_b &= \left(e^{\pi/2}\right)^{\frac{1}{2Q}} f_0 \end{aligned} \quad (8.68)$$




Fig. 8.21 Phase plot, second-order poles. Increasing Q causes a sharper phase change




Fig. 8.22 One choice for the mid-frequency phase asymptote of the two-pole response, which correctly predicts the actual slope at $f = f_0$

A better choice, which is consistent with the approximation (8.28) used for the real single pole, is

$$\begin{aligned}f_a &= 10^{-1/2Q} f_0 \\f_b &= 10^{1/2Q} f_0\end{aligned}\quad (8.69)$$

With this choice, the mid-frequency asymptote has slope $-180 Q$ degrees per decade. The phase asymptotes are summarized in Fig. 8.23. With $Q = 0.5$, the phase changes from 0° to -180° over a frequency span of approximately two decades, centered at the corner frequency f_0 . Increasing the Q causes this frequency span to decrease rapidly.

Second-order response magnitude and phase curves are plotted in Figs. 8.24 and 8.25.

Fig. 8.23 A simpler choice for the mid-frequency phase asymptote, which better approximates the curve over the entire frequency range and is consistent with the asymptote used for real poles





Fig. 8.24 Exact magnitude curves, two-pole response, for several values of Q



8.1.7 The Low-Q Approximation

As mentioned in Sect. 8.1.6, when the roots of second-order denominator polynomial of Eq. (8.53) are real, then we can factor the denominator, and construct the Bode diagram using the asymptotes for real poles. We would then use the following normalized form:

$$G(s) = \frac{1}{\left(1 + \frac{s}{\omega_1}\right)\left(1 + \frac{s}{\omega_2}\right)} \quad (8.70)$$




Fig. 8.25 Exact phase curves, two-pole response, for several values of Q

This is a particularly desirable approach when the corner frequencies ω_1 and ω_2 are well separated in value.

The difficulty in this procedure lies in the complexity of the quadratic formula used to find the corner frequencies. Expressing the corner frequencies ω_1 and ω_2 in terms of the circuit elements R , L , C , etc., invariably leads to complicated and unilluminating expressions, especially when the circuit contains many elements. Even in the case of the simple circuit of Fig. 8.18, whose transfer function is given by Eq. (8.52), the conventional quadratic formula leads to the following complicated formula for the corner frequencies:

$$\omega_1, \omega_2 = \frac{\frac{L}{R} \pm \sqrt{\left(\frac{L}{R}\right)^2 - 4LC}}{2LC} \quad (8.71)$$

This equation yields essentially no insight regarding how the corner frequencies depend on the element values. For example, it can be shown that when the corner frequencies are well separated in value, they can be expressed with high accuracy by the much simpler relations

$$\omega_1 \approx \frac{R}{L}, \quad \omega_2 \approx \frac{1}{RC} \quad (8.72)$$

In this case, ω_1 is essentially independent of the value of C , and ω_2 is essentially independent of L , yet Eq. (8.71) apparently predicts that both corner frequencies are dependent on all element values. The simple expressions of Eq. (8.72) are far preferable to Eq. (8.71), and can be easily derived using the low- Q approximation [79].

Let us assume that the transfer function has been expressed in the standard normalized form of Eq. (8.58), reproduced below:

$$G(s) = \frac{1}{1 + \frac{s}{Q\omega_0} + \left(\frac{s}{\omega_0}\right)^2} \quad (8.73)$$

For $Q \leq 0.5$, let us use the quadratic formula to write the real roots of the denominator polynomial of Eq. (8.73) as

$$\omega_1 = \frac{\omega_0}{Q} \frac{1 - \sqrt{1 - 4Q^2}}{2} \quad (8.74)$$

$$\omega_2 = \frac{\omega_0}{Q} \frac{1 + \sqrt{1 - 4Q^2}}{2} \quad (8.75)$$

The corner frequency ω_2 can be expressed as

$$\omega_2 = \frac{\omega_0}{Q} F(Q) \quad (8.76)$$

where $F(Q)$ is defined as [79]:

$$F(Q) = \frac{1}{2} \left(1 + \sqrt{1 - 4Q^2} \right) \quad (8.77)$$

Note that, when $Q \ll 0.5$, then $4Q^2 \ll 1$ and $F(Q)$ is approximately equal to 1. We then obtain

$$\omega_2 \approx \frac{\omega_0}{Q} \quad \text{for } Q \ll \frac{1}{2} \quad (8.78)$$

The function $F(Q)$ is plotted in Fig. 8.26. It can be seen that $F(Q)$ approaches 1 very rapidly as Q decreases below 0.5.

To derive a similar approximation for ω_1 , we can multiply and divide Eq. (8.74) by $F(Q)$, Eq. (8.77). Upon simplification of the numerator, we obtain

$$\omega_1 = \frac{Q\omega_0}{F(Q)} \quad (8.79)$$




Fig. 8.26 $F(Q)$ vs. Q , as given by Eq. (8.77). The approximation $F(Q) = 1$ is within 10% of the exact value for $Q < 3$




Fig. 8.27 Magnitude asymptotes predicted by the low- Q approximation. Real poles occur at frequencies Qf_0 and f_0/Q

Again, $F(Q)$ tends to 1 for small Q . Hence, ω_1 can be approximated as

$$\omega_1 \approx Q\omega_0 \quad \text{for } Q \ll \frac{1}{2} \quad (8.80)$$

Magnitude asymptotes for the low- Q case are summarized in Fig. 8.27. For $Q < 0.5$, the two poles at ω_0 split into real poles. One real pole occurs at corner frequency $\omega_1 < \omega_0$, while the other occurs at corner frequency $\omega_2 > \omega_0$. The corner frequencies are easily approximated, using Eqs. (8.78) and (8.80).

For the filter circuit of Fig. 8.18, the parameters Q and ω_0 are given by Eq. (8.61). For the case when $Q \ll 0.5$, we can derive the following analytical expressions for the corner frequencies, using Eqs. (8.78) and (8.80):

$$\begin{aligned} \omega_1 &\approx Q\omega_0 = R \sqrt{\frac{C}{L}} \frac{1}{\sqrt{LC}} = \frac{R}{L} \\ \omega_2 &\approx \frac{\omega_0}{Q} = \frac{1}{\sqrt{LC}} \frac{1}{R \sqrt{\frac{C}{L}}} = \frac{1}{RC} \end{aligned} \quad (8.81)$$

So the low- Q approximation allows us to derive simple design-oriented analytical expressions for the corner frequencies.

8.1.8 The High- Q Approximation

Another case of interest is the determination of the Q -factor of a high- Q resonant circuit containing multiple resistive elements. Consider, for example, the resonant $L-C$ circuit illustrated in Fig. 8.28, which contains load resistor R and an additional resistor R_C in series with the capacitor. In the case of large R and small R_C , the circuit approaches an undamped $L-C$ network having resonant frequency




Fig. 8.28 Two-pole low-pass filter with two resistive elements

$$\omega_0 = \frac{1}{\sqrt{LC}} \quad (8.82)$$

When R_C is negligibly small but R is significant, then the circuit previously considered in Sect. 8.1.6 (Fig. 8.18) is obtained. We previously found that this circuit exhibits a Q -factor given by

$$Q_{load} = \frac{R}{R_0} \quad (8.83)$$

with

$$R_0 = \sqrt{\frac{L}{C}}$$

leading to the transfer function

$$G(s) = \frac{1}{1 + \frac{s}{Q_{load} \omega_0} + \left(\frac{s}{\omega_0}\right)^2} \quad (8.84)$$

Conversely, in the case where the load resistor R is very large but R_C is significant, we can analyze the circuit to find the following transfer function:

$$G(s) = \frac{\left(1 + \frac{s}{\omega_z}\right)}{1 + \frac{s}{Q_C \omega_0} + \left(\frac{s}{\omega_0}\right)^2} \quad (8.85)$$

The corner frequency ω_0 is again given by Eq. (8.82), but the Q -factor is

$$Q_C = \frac{R_0}{R_C} \quad (8.86)$$

So individually, the two damping cases lead to similar second-order denominators, whose Q factors depend on the individual resistor values.

For the case when R and R_C simultaneously cause significant damping, we can analyze the circuit of Fig. 8.28 to show that the transfer function is

$$G(s) = \frac{1 + sR_C C}{1 + s\left(\frac{L}{R} + R_C C\right) + s^2 LC \left(1 + \frac{R_C}{R}\right)} \quad (8.87)$$

This equation can be expressed in the following normalized form:

$$G(s) = \frac{\left(1 + \frac{s}{\omega_z}\right)}{1 + \left(\frac{s}{\omega_0}\right)\left(\frac{1}{Q_{load}} + \frac{1}{Q_C}\right) + \left(\frac{s}{\omega_0}\right)^2 \left(1 + \frac{1}{Q_{load} Q_C}\right)} \quad (8.88)$$

where

$$\begin{aligned}\omega_0 &= \frac{1}{\sqrt{LC}} \\ Q_{load} &= \frac{R}{R_0} \\ Q_C &= \frac{R_0}{R_C} \\ R_0 &= \sqrt{\frac{L}{C}}\end{aligned}\tag{8.89}$$

If $Q_{load} \gg 1$ and $Q_C \gg 1$, then

$$1 + \frac{1}{Q_{load} Q_C} \approx 1\tag{8.90}$$

Equation (8.88) can then be simplified as follows:

$$G(s) \approx \frac{\left(1 + \frac{s}{\omega_z}\right)}{1 + \left(\frac{s}{\omega_0}\right)\left(\frac{1}{Q_{load} \| Q_C}\right) + \left(\frac{s}{\omega_0}\right)^2}\tag{8.91}$$

Thus, for the case when R and R_C simultaneously cause significant damping, the composite Q -factor can be estimated from Q_{load} and Q_C by use of the *High-Q Approximation*:

$$Q \approx Q_{load} \| Q_C = \frac{1}{\frac{1}{Q_{load}} + \frac{1}{Q_C}}\tag{8.92}$$

The notation $x \| y$ denotes inverse addition as shown above. This approximation for the Q -factor of the denominator poles is accurate provided that

$$Q_{load} \gg 1 \quad \text{and} \quad Q_C \gg 1\tag{8.93}$$

The two damping terms Q_{load} and Q_C affect both the exact frequency and the exact Q -factor. We can express Eq. (8.88) in the following standard normalized form:

$$G(s) = \frac{\left(1 + \frac{s}{\omega_z}\right)}{1 + \left(\frac{s}{\omega_e}\right)\left(\frac{1}{Q_e}\right) + \left(\frac{s}{\omega_e}\right)^2}\tag{8.94}$$

where the exact corner frequency ω_e and exact Q -factor Q_e are given by

$$\omega_e = \frac{\omega_0}{F_H(Q_{load} Q_C)}, \quad Q_e = (Q_{load} \| Q_C) F_H(Q_{load} Q_C)\tag{8.95}$$




Fig. 8.29 $F_H(Q_1 Q_2)$ vs. $Q_1 Q_2$, as given by Eq. (8.96). The approximation $F_H(Q_1 Q_2) \approx 1$ is within 10% of the correct value for $Q_1 Q_2 > 5$

and with

$$F_H(Q_1 Q_2) = \sqrt{1 + \frac{1}{Q_1 Q_2}} \quad (8.96)$$

The factor $F_H(Q_1 Q_2)$ is plotted in Fig. 8.29. It can be seen that this factor converges to 1 as the product of the two Q factors is increased above 1.

In summary, the high- Q approximation states that in a resonant circuit damped by two elements that individually induce Q -factors of Q_1 and Q_2 , the composite Q -factor is approximately $Q_1 \parallel Q_2$. This approximation facilitates derivation of simple design-oriented expressions for resonant circuits having multiple damping elements. An example of its use is given in Sect. 9.5.4, where the high- Q approximation substantially simplifies the equations of a buck converter in which inductor and capacitor resistances are modeled.

8.1.9 Approximate Roots of an Arbitrary-Degree Polynomial

The low- Q approximation can be generalized, to find approximate analytical expressions for the roots of the n th-order polynomial

$$P(s) = 1 + a_1 s + a_2 s^2 + \cdots + a_n s^n \quad (8.97)$$

It is desired to factor the polynomial $P(s)$ into the form

$$P(s) = (1 + \tau_1 s)(1 + \tau_2 s) \cdots (1 + \tau_n s) \quad (8.98)$$

In a real circuit, the coefficients a_1, \dots, a_n are real, while the time constants τ_1, \dots, τ_n may be either real or complex. Very often, some or all of the time constants are well separated in value, and depend in a very simple way on the circuit element values. In such cases, simple approximate analytical expressions for the time constants can be derived.

The time constants τ_1, \dots, τ_n can be related to the original coefficients a_1, \dots, a_n by multiplying out Eq. (8.98). The result is

$$\begin{aligned} a_1 &= \tau_1 + \tau_2 + \dots + \tau_n \\ a_2 &= \tau_1(\tau_2 + \dots + \tau_n) + \tau_2(\tau_3 + \dots + \tau_n) + \dots \\ a_3 &= \tau_1\tau_2(\tau_3 + \dots + \tau_n) + \tau_2\tau_3(\tau_4 + \dots + \tau_n) + \dots \\ &\vdots \\ a_n &= \tau_1\tau_2\tau_3 \cdots \tau_n \end{aligned} \quad (8.99)$$

General solution of this system of equations amounts to exact factoring of the arbitrary-degree polynomial, a hopeless task. Nonetheless, Eq. (8.99) does suggest a way to approximate the roots.

Suppose that all of the time constants τ_1, \dots, τ_n are real and well separated in value. We can further assume, without loss of generality, that the time constants are arranged in decreasing order of magnitude:

$$|\tau_1| \gg |\tau_2| \gg \dots \gg |\tau_n| \quad (8.100)$$

When the inequalities of Eq. (8.100) are satisfied, then the expressions for a_1, \dots, a_n of Eq. (8.99) are each dominated by their first terms:

$$\begin{aligned} a_1 &\approx \tau_1 \\ a_2 &\approx \tau_1\tau_2 \\ a_3 &\approx \tau_1\tau_2\tau_3 \\ &\vdots \\ a_n &= \tau_1\tau_2\tau_3 \cdots \tau_n \end{aligned} \quad (8.101)$$

These expressions can now be solved for the time constants, with the result

$$\begin{aligned} \tau_1 &\approx a_1 \\ \tau_2 &\approx \frac{a_2}{a_1} \\ \tau_3 &\approx \frac{a_3}{a_2} \\ &\vdots \\ \tau_n &\approx \frac{a_1}{a_{n-1}} \end{aligned} \quad (8.102)$$

Hence, if

$$|a_1| \gg \left| \frac{a_2}{a_1} \right| \gg \left| \frac{a_3}{a_2} \right| \gg \dots \gg \left| \frac{a_n}{a_{n-1}} \right| \quad (8.103)$$

then the polynomial $P(s)$ given by Eq. (8.97) has the approximate factorization

$$P(s) \approx (1 + a_1 s) \left(1 + \frac{a_2}{a_1} s\right) \left(1 + \frac{a_3}{a_2} s\right) \cdots \left(1 + \frac{a_n}{a_{n-1}} s\right) \quad (8.104)$$

Note that if the original coefficients in Eq. (8.97) are simple functions of the circuit elements, then the approximate roots given by Eq. (8.104) are similar simple functions of the circuit elements. So approximate analytical expressions for the roots can be obtained. Numerical values are substituted into Eq. (8.103) to justify the approximation.

In the case where two of the roots are not well separated, then one of the inequalities of Eq. (8.103) is violated. We can then leave the corresponding terms in quadratic form. For example, suppose that inequality k is not satisfied:

$$|a_1| \gg \left|\frac{a_2}{a_1}\right| \gg \cdots \gg \left|\frac{a_k}{a_{k-1}}\right| \not\gg \left|\frac{a_{k+1}}{a_k}\right| \gg \cdots \gg \left|\frac{a_n}{a_{n-1}}\right| \quad (8.105)$$

Then an approximate factorization is

$$P(s) \approx (1 + a_1 s) \left(1 + \frac{a_2}{a_1} s\right) \cdots \left(1 + \frac{a_k}{a_{k-1}} s + \frac{a_{k+1}}{a_{k-1}} s^2\right) \cdots \left(1 + \frac{a_n}{a_{n-1}} s\right) \quad (8.106)$$

The conditions for accuracy of this approximation are

$$|a_1| \gg \left|\frac{a_2}{a_1}\right| \gg \cdots \gg \left|\frac{a_k}{a_{k-1}}\right| \gg \left|\frac{a_{k-2} a_{k+1}}{a_{k-1}^2}\right| \gg \left|\frac{a_{k+2}}{a_{k+1}}\right| \gg \cdots \gg \left|\frac{a_n}{a_{n-1}}\right| \quad (8.107)$$

Complex conjugate roots can be approximated in this manner.

When the first inequality of Eq. (8.103) is violated, that is,

$$|a_1| \not\gg \left|\frac{a_2}{a_1}\right| \gg \left|\frac{a_3}{a_2}\right| \gg \cdots \gg \left|\frac{a_n}{a_{n-1}}\right| \quad (8.108)$$

then the first two roots should be left in quadratic form:

$$P(s) \approx \left(1 + a_1 s + a_2 s^2\right) \left(1 + \frac{a_3}{a_2} s\right) \cdots \left(1 + \frac{a_n}{a_{n-1}} s\right) \quad (8.109)$$

This approximation is justified provided that

$$\left|\frac{a_2^2}{a_3}\right| \gg |a_1| \gg \left|\frac{a_3}{a_2}\right| \gg \left|\frac{a_4}{a_3}\right| \gg \cdots \gg \left|\frac{a_n}{a_{n-1}}\right| \quad (8.110)$$

If none of the above approximations is justified, then there are three or more roots that are close in magnitude. One must then resort to cubic or higher-order forms.

As an example, consider the damped EMI filter illustrated in Fig. 8.30. Filters such as this are typically placed at the power input of a converter, to attenuate the switching harmonics present in the converter input current. By circuit analysis, one can show that this filter exhibits the following transfer function:

$$G(s) = \frac{i_g(s)}{i_c(s)} = \frac{1 + s \frac{L_1 + L_2}{R}}{1 + s \frac{L_1 + L_2}{R} + s^2 L_1 C + s^3 \frac{L_1 L_2 C}{R}} \quad (8.111)$$




Fig. 8.30 Input EMI filter example

This transfer function contains a third-order denominator, with the following coefficients:

$$\begin{aligned} a_1 &= \frac{L_1 + L_2}{R} \\ a_2 &= L_1 C \\ a_3 &= \frac{L_1 L_2 C}{R} \end{aligned} \quad (8.112)$$

It is desired to factor the denominator, to obtain analytical expressions for the poles. The correct way to do this depends on the numerical values of R , L_1 , L_2 , and C . When the roots are real and well separated, then Eq. (8.104) predicts that the denominator can be factored as follows:

$$\left(1 + s \frac{L_1 + L_2}{R}\right) \left(1 + sRC \frac{L_1}{L_1 + L_2}\right) \left(1 + s \frac{L_2}{R}\right) \quad (8.113)$$

According to Eq. (8.103), this approximation is justified provided that

$$\frac{L_1 + L_2}{R} \gg RC \frac{L_1}{L_1 + L_2} \gg \frac{L_2}{R} \quad (8.114)$$

These inequalities cannot be satisfied unless $L_1 \gg L_2$. When $L_1 \gg L_2$, then Eq. (8.114) can be further simplified to

$$\frac{L_1}{R} \gg RC \gg \frac{L_2}{R} \quad (8.115)$$

The approximate factorization, Eq. (8.113), can then be further simplified to

$$\left(1 + s \frac{L_1}{R}\right) \left(1 + sRC\right) \left(1 + s \frac{L_2}{R}\right) \quad (8.116)$$

Thus, in this case the transfer function contains three well-separated real poles. Equations (8.113) and (8.116) represent approximate analytical factorizations of the denominator of Eq. (8.111). Although numerical values must be substituted into Eqs. (8.114) or (8.115) to justify the approximation, we can nonetheless express Eqs. (8.113) and (8.116) as analytical functions of L_1 , L_2 , R , and C . Equations (8.113) and (8.116) are design-oriented, because they yield insight into how the element values can be chosen such that given specified pole frequencies are obtained.

When the second inequality of Eq. (8.114) is violated,

$$\frac{L_1 + L_2}{R} \gg RC \frac{L_1}{L_1 + L_2} \not\gg \frac{L_2}{R} \quad (8.117)$$

then the second and third roots should be left in quadratic form:

$$\left(1 + s \frac{L_1 + L_2}{R}\right) \left(1 + sRC \frac{L_1}{L_1 + L_2} + s^2 L_1 \| L_2 C\right) \quad (8.118)$$

This expression follows from Eq. (8.106), with $k = 2$. Equation (8.107) predicts that this approximation is justified provided that

$$\frac{L_1 + L_2}{R} \gg RC \frac{L_1}{L_1 + L_2} \gg \frac{L_1 \| L_2}{L_1 + L_2} RC \quad (8.119)$$

In application of Eq. (8.107), we take a_0 to be equal to 1. The inequalities of Eq. (8.119) can be simplified to obtain

$$L_1 \gg L_2, \quad \text{and} \quad \frac{L_1}{R} \gg RC \quad (8.120)$$

Note that it is no longer required that $RC \gg L_2/R$. Equation (8.120) implies that factorization (8.118) can be further simplified to

$$\left(1 + s \frac{L_1}{R}\right) \left(1 + sRC + s^2 L_2 C\right) \quad (8.121)$$

Thus, for this case, the transfer function contains a low-frequency pole that is well separated from a high-frequency quadratic pole pair. Again, the factored result (8.121) is expressed as an analytical function of the element values, and consequently is design-oriented.

In the case where the first inequality of Eq. (8.114) is violated:

$$\frac{L_1 + L_2}{R} \not\gg RC \frac{L_1}{L_1 + L_2} \gg \frac{L_2}{R} \quad (8.122)$$

then the first and second roots should be left in quadratic form:

$$\left(1 + s \frac{L_1 + L_2}{R} + s^2 L_1 C\right) \left(1 + s \frac{L_2}{R}\right) \quad (8.123)$$

This expression follows directly from Eq. (8.109). Equation (8.110) predicts that this approximation is justified provided that

$$\frac{L_1 RC}{L_2} \gg \frac{L_1 + L_2}{R} \gg \frac{L_2}{R} \quad (8.124)$$

that is,

$$L_1 \gg L_2, \quad \text{and} \quad RC \gg \frac{L_2}{R} \quad (8.125)$$

For this case, the transfer function contains a low-frequency quadratic pole pair that is well separated from a high-frequency real pole. If none of the above approximations are justified, then all three of the roots are similar in magnitude. We must then find other means of dealing with the original cubic polynomial. Design of input filters, including the filter of Fig. 8.30, is covered in Chap. 17.

8.2 Analysis of Converter Transfer Functions

Let us next derive analytical expressions for the poles, zeroes, and asymptote gains in the transfer functions of the basic converters.

8.2.1 Example: Transfer Functions of the Buck–Boost Converter

The small-signal equivalent circuit model of the buck–boost converter is derived in Sect. 7.2, with the result (Fig. 7.16b) repeated in Fig. 8.31. Let us derive and plot the control-to-output and line-to-output transfer functions for this circuit.

The converter contains two independent ac inputs: the control input $\hat{d}(s)$ and the line input $\hat{v}_g(s)$. The ac output voltage variations $\hat{v}(s)$ can be expressed as the superposition of terms arising from these two inputs:

$$\hat{v}(s) = G_{vd}(s)\hat{d}(s) + G_{vg}(s)\hat{v}_g(s) \quad (8.126)$$

Hence, the transfer functions $G_{vd}(s)$ and $G_{vg}(s)$ can be defined as

$$G_{vd}(s) = \left. \frac{\hat{v}(s)}{\hat{d}(s)} \right|_{\hat{v}_g(s)=0} \quad \text{and} \quad G_{vg}(s) = \left. \frac{\hat{v}(s)}{\hat{v}_g(s)} \right|_{\hat{d}(s)=0} \quad (8.127)$$

To find the line-to-output transfer function $G_{vg}(s)$, we set the \hat{d} sources to zero as in Fig. 8.32a. We can then push the $v_g(s)$ source and the inductor through the transformers, to obtain the circuit of Fig. 8.32b. The transfer function $G_{vg}(s)$ is found using the voltage divider formula:

$$G_{vg}(s) = \left. \frac{\hat{v}(s)}{\hat{v}_g(s)} \right|_{\hat{d}(s)=0} = -\frac{D}{D'} \frac{\left(R \parallel \frac{1}{sC} \right)}{\frac{sL}{D'^2} + \left(R \parallel \frac{1}{sC} \right)} \quad (8.128)$$

We next expand the parallel combination, and express as a rational fraction:

$$\begin{aligned} G_{vg}(s) &= \left(-\frac{D}{D'} \right) \frac{\left(\frac{R}{1+sRC} \right)}{\frac{sL}{D'^2} + \left(\frac{R}{1+sRC} \right)} \\ &= \left(-\frac{D}{D'} \right) \frac{R}{R + \frac{sL}{D'^2} + \frac{s^2RLC}{D'^2}} \end{aligned} \quad (8.129)$$




Fig. 8.31 Buck–boost converter equivalent circuit derived in Sect. 7.2




Fig. 8.32 Manipulation of buck-boost equivalent circuit to find the line-to-output transfer function $G_{vg}(s)$: (a) set \hat{d} sources to zero; (b) push inductor and \hat{v}_g source through transformers

We are not done yet—the next step is to manipulate the expression into normalized form, such that the coefficients of s^0 in the numerator and denominator polynomials are equal to one. This can be accomplished by dividing the numerator and denominator by R :

$$G_{vg}(s) = \frac{\hat{v}(s)}{\hat{v}_g(s)} \Big|_{\hat{d}(s)=0} = \left(-\frac{D}{D'} \right) \frac{1}{1 + s \frac{L}{D'^2 R} + s^2 \frac{LC}{D'^2}} \quad (8.130)$$

Thus, the line-to-output transfer function contains a dc gain G_{g0} and a quadratic pole pair:

$$G_{vg}(s) = G_{g0} \frac{1}{1 + \frac{s}{Q\omega_0} + \left(\frac{s}{\omega_0} \right)^2} \quad (8.131)$$

Analytical expressions for the salient features of the line-to-output transfer function are found by equating like terms in Eqs. (8.130) and (8.131). The dc gain is

$$G_{g0} = -\frac{D}{D'} \quad (8.132)$$

By equating the coefficients of s^2 in the denominators of Eqs. (8.130) and (8.131), we obtain

$$\frac{1}{\omega_0^2} = \frac{LC}{D'^2} \quad (8.133)$$

Hence, the angular corner frequency is

$$\omega_0 = \frac{D'}{\sqrt{LC}} \quad (8.134)$$

By equating coefficients of s in the denominators of Eqs. (8.130) and (8.131), we obtain

$$\frac{1}{Q\omega_0} = \frac{L}{D'^2 R} \quad (8.135)$$

Elimination of ω_0 using Eq. (8.134) and solution for Q leads to

$$Q = D'R \sqrt{\frac{C}{L}} \quad (8.136)$$

Equations (8.132), (8.134), and (8.136) are the desired results in the analysis of the line-to-output transfer function. These expressions are useful not only in analysis situations, where it is desired to find numerical values of the salient features G_{go} , ω_0 , and Q , but also in design situations, where it is desired to select numerical values for R , L , and C such that given values of the salient features are obtained.

Derivation of the control-to-output transfer function $G_{vd}(s)$ is complicated by the presence in Fig. 8.31 of three generators that depend on $\hat{d}(s)$. One good way to find $G_{vd}(s)$ is to manipulate the circuit model as in the derivation of the canonical model, Fig. 7.36. Another approach, used here, employs the principle of superposition. First, we set the \hat{v}_g source to zero. This shorts the input to the $1:D$ transformer, and we are left with the circuit illustrated in Fig. 8.33a. Next, we push the inductor and \hat{d} voltage source through the $D':1$ transformer, as in Fig. 8.33b.

Figure 8.33b contains a \hat{d} -dependent voltage source and a \hat{d} -dependent current source. The transfer function $G_{vd}(s)$ can therefore be expressed as a superposition of terms arising from these two sources. When the current source is set to zero (i.e., open-circuited), the circuit of Fig. 8.34a is obtained. The output $\hat{v}(s)$ can then be expressed as

$$\frac{\hat{v}(s)}{\hat{d}(s)} = \left(-\frac{V_g - V}{D'} \right) \frac{\left(R \parallel \frac{1}{sC} \right)}{\frac{sL}{D'^2} + \left(R \parallel \frac{1}{sC} \right)} \quad (8.137)$$




Fig. 8.33 Manipulation of buck-boost equivalent circuit to find the control-to-output transfer function $G_{vd}(s)$: (a) set \hat{v}_g source to zero; (b) push inductor and voltage source through transformer





Fig. 8.34 Solution of the model of Fig. 8.33b by superposition: (a) current source set to zero; (b) voltage source set to zero



When the voltage source is set to zero (i.e., short-circuited), Fig. 8.33b reduces to the circuit illustrated in Fig. 8.34b. The output $\hat{v}(s)$ can then be expressed as

$$\frac{\hat{v}(s)}{\hat{d}(s)} = I \left(\frac{sL}{D'^2} \| R \| \frac{1}{sC} \right) \quad (8.138)$$

The transfer function $G_{vd}(s)$ is the sum of Eqs. (8.137) and (8.138):

$$G_{vd}(s) = \left(-\frac{V_g - V}{D'} \right) \frac{\left(R \| \frac{1}{sC} \right)}{\frac{sL}{D'^2} + \left(R \| \frac{1}{sC} \right)} + I \left(\frac{sL}{D'^2} \| R \| \frac{1}{sC} \right) \quad (8.139)$$

By algebraic manipulation, one can reduce this expression to

$$G_{vd}(s) = \frac{\hat{v}(s)}{\hat{d}(s)} \Big|_{\hat{v}_g(s)=0} = \left(-\frac{V_g - V}{D'} \right) \frac{\left(1 - s \frac{LI}{D'(V_g - V)} \right)}{\left(1 + s \frac{L}{D'^2 R} + s^2 \frac{LC}{D'^2} \right)} \quad (8.140)$$

This equation is of the form

$$G_{vd}(s) = G_{d0} \frac{\left(1 - \frac{s}{\omega_z} \right)}{\left(1 + \frac{s}{Q\omega_0} + \left(\frac{s}{\omega_0} \right)^2 \right)} \quad (8.141)$$

The denominators of Eq. (8.140) and (8.130) are identical, and hence $G_{vd}(s)$ and $G_{vg}(s)$ share the same ω_0 and Q , given by Eqs. (8.134) and (8.136). The dc gain is

$$G_{d0} = -\frac{V_g - V}{D'} = -\frac{V_g}{D'^2} = \frac{V}{DD'} \quad (8.142)$$

The angular frequency of the zero is found by equating coefficients of s in the numerators of Eqs. (8.140) and (8.141). One obtains

$$\omega_z = \frac{D'(V_g - V)}{LI} = \frac{D'^2 R}{DL} \quad (\text{RHP}) \quad (8.143)$$

This zero lies in the right half-plane. Equations (8.142) and (8.143) have been simplified by use of the dc relationships

$$\begin{aligned} V &= -\frac{D}{D'} V_g \\ I &= -\frac{V}{D' R} \end{aligned} \quad (8.144)$$

Equations (8.134), (8.136), (8.142), and (8.143) constitute the results of the analysis of the control-to-output transfer function: analytical expressions for the salient features ω_0 , Q , G_{d0} , and ω_z . These expressions can be used to choose the element values such that given desired values of the salient features are obtained.

Having found analytical expressions for the salient features of the transfer functions, we can now plug in numerical values and construct the Bode plot. Suppose that we are given the following values:

$$\begin{aligned} D &= 0.6 \\ R &= 10 \Omega \\ V_g &= 30 \text{ V} \\ L &= 160 \mu\text{H} \\ C &= 160 \mu\text{F} \end{aligned} \quad (8.145)$$

We can evaluate Eqs. (8.132), (8.134), (8.136), (8.142), and (8.143), to determine numerical values of the salient features of the transfer functions. The results are:

$$\begin{aligned} |G_{g0}| &= \frac{D}{D'} = 1.5 \Rightarrow 3.5 \text{ dB} \\ |G_{d0}| &= \frac{|V|}{DD'} = 187.5 \text{ V} \Rightarrow 45.5 \text{ dB V} \\ f_0 &= \frac{\omega_0}{2\pi} = \frac{D'}{2\pi\sqrt{LC}} = 400 \text{ Hz} \\ Q &= D'R \sqrt{\frac{C}{L}} = 4 \Rightarrow 12 \text{ dB} \\ f_z &= \frac{\omega_z}{2\pi} = \frac{D'^2 R}{2\pi DL} = 2.65 \text{ kHz} \end{aligned} \quad (8.146)$$

The Bode plot of the magnitude and phase of G_{vd} is constructed in Fig. 8.35. The transfer function contains a dc gain of 45.5 dBV, resonant poles at 400 Hz having a Q of 4 \Rightarrow 12dB, and a right half-plane zero at 2.65 kHz. the resonant poles contribute -180° to the high-frequency phase asymptote, while the right half-plane zero contributes -90° . In addition, the inverting characteristic of the buck-boost converter leads to a 18° phase reversal, not included in Fig. 8.35.




Fig. 8.35 Bode plot of the control-to-output transfer function G_{vd} , buck-boost converter example. Phase reversal owing to output voltage inversion is not included




Fig. 8.36 Bode plot of the line-to-output transfer function G_{vg} , buck-boost converter example. Phase reversal owing to output voltage inversion is not included

The Bode plot of the magnitude and phase of the line-to-output transfer function G_{vg} is constructed in Fig. 8.36. This transfer function contains the same resonant poles at 400 Hz, but is missing the right half-plane zero. The dc gain G_{g0} is equal to the conversion ratio $M(D)$ of the converter. Again, the 180° phase reversal, caused by the inverting characteristic of the buck-boost converter, is not included in Fig. 8.36.

Table 8.2 Salient features of the small-signal CCM transfer functions of some basic dc–dc converters

| Converter | G_{g0} | G_{d0} | ω_0 | Q | ω_z |
|------------|-----------------|-----------------|------------------------|-------------------------|--------------------|
| Buck | D | $\frac{V}{D}$ | $\frac{1}{\sqrt{LC}}$ | $R\sqrt{\frac{C}{L}}$ | ∞ |
| Boost | $\frac{1}{D'}$ | $\frac{V}{D'}$ | $\frac{D'}{\sqrt{LC}}$ | $D'R\sqrt{\frac{C}{L}}$ | $\frac{D'^2R}{L}$ |
| Buck-boost | $-\frac{D}{D'}$ | $\frac{V}{DD'}$ | $\frac{D'}{\sqrt{LC}}$ | $D'R\sqrt{\frac{C}{L}}$ | $\frac{D'^2R}{DL}$ |

8.2.2 Transfer Functions of Some Basic CCM Converters

The salient features of the line-to-output and control-to-output transfer functions of the basic buck, boost, and buck-boost converters are summarized in Table 8.2. In each case, the control-to-output transfer function is of the form

$$G_{vd}(s) = G_{d0} \frac{\left(1 - \frac{s}{\omega_z}\right)}{\left(1 + \frac{s}{Q\omega_0} + \left(\frac{s}{\omega_0}\right)^2\right)} \quad (8.147)$$

and the line-to-output transfer function is of the form

$$G_{vg}(s) = G_{g0} \frac{1}{\left(1 + \frac{s}{Q\omega_0} + \left(\frac{s}{\omega_0}\right)^2\right)} \quad (8.148)$$

The boost and buck-boost converters exhibit control-to-output transfer functions containing two poles and a right half-plane zero. The buck converter $G_{vd}(s)$ exhibits two poles but no zero. The line-to-output transfer functions of all three ideal converters contain two poles and no zeroes.

These results can be easily adapted to transformer-isolated versions of the buck, boost, and buck-boost converters. The transformer has negligible effect on the transfer functions $G_{vg}(s)$ and $G_{vd}(s)$, other than introduction of a turns ratio. For example, when the transformer of the bridge topology is driven symmetrically, its magnetizing inductance does not contribute dynamics to the converter small-signal transfer functions. Likewise, when the transformer magnetizing inductance of the forward converter is reset by the input voltage v_g , as in Figs. 6.24 or 6.29, then it also contributes negligible dynamics. In all transformer-isolated converters based on the buck, boost, and buck-boost converters, the line-to-output transfer function $G_{vg}(s)$ should be multiplied by the transformer turns ratio; the transfer functions (8.147) and (8.148) and the parameters listed in Table 8.2 can otherwise be directly applied.

8.2.3 Physical Origins of the Right Half-Plane Zero in Converters

Figure 8.37 contains a block diagram that illustrates the behavior of the right half-plane zero. At low frequencies, the gain (s/ω_z) has negligible magnitude, and hence $u_{out} \approx u_{in}$. At high frequencies, where the magnitude of the gain (s/ω_z) is much greater than 1, $u_{out} \approx -(s/\omega_z)u_{in}$. The negative sign causes a phase reversal at high frequency. The implication for the transient response is that the output initially tends in the opposite direction of the final value.

We have seen that the control-to-output transfer functions of the boost and buck-boost converters, Fig. 8.38, exhibit RHP zeroes. Typical transient response waveforms for a step change in duty cycle are illustrated in Fig. 8.39. For this example, the converter initially operates in equilibrium, at $d = 0.4$ and $d' = 0.6$. Equilibrium inductor current $i_L(t)$, diode current $i_D(t)$, and output voltage $v(t)$ waveforms are illustrated. The average diode current is

$$\langle i_D \rangle_{T_s} = d' \langle i_L \rangle_{T_s} \quad (8.149)$$

By capacitor charge balance, this average diode current is equal to the dc load current when the converter operates in equilibrium. At time $t = t_1$, the duty cycle is increased to 0.6. In consequence, d' decreases to 0.4. The average diode current, given by Eq. (8.149), therefore decreases, and the output capacitor begins to discharge. The output voltage magnitude initially decreases as illustrated.




Fig. 8.37 Block diagram having a right half-plane zero transfer function, as in Eq. (8.32), with $\omega_0 = \omega_z$




Fig. 8.38 Two basic converters whose CCM control-to-output transfer functions exhibit RHP zeroes: (a) boost, (b) buck-boost




Fig. 8.39 Waveforms of the converters of Fig. 8.38, for a step response in duty cycle. The average diode current and output voltage initially decrease, as predicted by the RHP zero. Eventually, the inductor current increases, causing the average diode current and the output voltage to increase

The increased duty cycle causes the inductor current to slowly increase, and hence the average diode current eventually exceeds its original $d = 0.4$ equilibrium value. The output voltage eventually increases in magnitude, to the new equilibrium value corresponding to $d = 0.6$.

The presence of a right half-plane zero tends to destabilize wide-bandwidth feedback loops, because during a transient the output initially changes in the wrong direction. The phase margin test for feedback loop stability is discussed in the next chapter; when a RHP zero is present, it is difficult to obtain an adequate phase margin in conventional single-loop feedback systems having wide bandwidth. Prediction of the right half-plane zero, and the consequent explanation of why the feedback loops controlling CCM boost and buck-boost converters tend to oscillate, was one of the early successes of averaged converter modeling.

8.3 Graphical Construction of Impedances and Transfer Functions

Often, we can draw approximate Bode diagrams by inspection, without large amounts of messy algebra and the inevitable associated algebra mistakes. A great deal of insight can be gained into the operation of the circuit using this method. It becomes clear which components dominate the circuit response at various frequencies, and so suitable approximations become obvious. Analytical expressions for the approximate corner frequencies and asymptotes can be obtained directly. Impedances and transfer functions of quite complicated networks can be constructed. Thus insight can be gained, so that the design engineer can modify the circuit to obtain a desired frequency response.

The graphical construction method, also known as “doing algebra on the graph,” involves use of a few simple rules for combining the magnitude Bode plots of impedances and transfer functions.

8.3.1 Series Impedances: Addition of Asymptotes

A series connection represents the addition of impedances. If the Bode diagrams of the individual impedance magnitudes are known, then the asymptotes of the series combination are found by simply taking the largest of the individual impedance asymptotes. In many cases, the result is exact. In other cases, such as when the individual asymptotes have the same slope, then the result is an approximation; nonetheless, the accuracy of the approximation can be quite good.

Consider the series-connected R - C network of Fig. 8.40. It is desired to construct the magnitude asymptotes of the total series impedance $Z(s)$, where

$$Z(s) = R + \frac{1}{sC} \quad (8.150)$$

Let us first sketch the magnitudes of the individual impedances. The $10\ \Omega$ resistor has an impedance magnitude of $10\ \Omega \Rightarrow 20\ \text{dB}\Omega$. This value is independent of frequency, and is given in Fig. 8.41. The capacitor has an impedance magnitude of $1/\omega C$. This quantity varies inversely with ω , and hence its magnitude Bode plot is a line with slope $-20\ \text{dB}/\text{decade}$. The line passes through $1\ \Omega \Rightarrow 0\ \text{dB}\Omega$ at the angular frequency ω where

$$\frac{1}{\omega C} = 1\ \Omega \quad (8.151)$$

that is, at

$$\omega = \frac{1}{(1\ \Omega)C} = \frac{1}{(1\ \Omega)(10^{-6}\text{F})} = 10^6\ \text{rad/sec} \quad (8.152)$$

Fig. 8.41
Impedance magnitudes of the individual elements in the network of Fig. 8.40





Fig. 8.40 Series R - C network example

In terms of frequency f , this occurs at

$$f = \frac{\omega}{2\pi} = \frac{10^6}{2\pi} = 159 \text{ kHz} \quad (8.153)$$

So the capacitor impedance magnitude is a line with slope -20 dB/dec , and which passes through $0 \text{ dB}\Omega$ at 159 kHz , as shown in Fig. 8.41. It should be noted that, for simplicity, the asymptotes in Fig. 8.41 have been labeled R and $1/\omega C$. But to draw the Bode plot, we must actually plot $\text{dB}\Omega$; for example, $20 \log_{10}(R/1 \Omega)$ and $20 \log_{10}((1/\omega C)/1 \Omega)$.

Let us now construct the magnitude of $Z(s)$, given by Eq. (8.150). The magnitude of Z can be approximated as follows:

$$\|Z(j\omega)\| = \left\| R + \frac{1}{j\omega C} \right\| \approx \begin{cases} R & \text{for } R \gg 1/\omega C \\ \frac{1}{\omega C} & \text{for } R \ll 1/\omega C \end{cases} \quad (8.154)$$

The asymptotes of the series combination are simply the larger of the individual resistor and capacitor asymptotes, as illustrated by the heavy lines in Fig. 8.42. For this example, these are in fact the exact asymptotes of $\|Z\|$. In the limiting case as frequency tends to zero (dc), then the capacitor tends to an open circuit. The series combination is then dominated by the capacitor, and the exact function tends asymptotically to the capacitor impedance magnitude. In the limiting case as frequency tends to infinity, then the capacitor tends to a short circuit, and the total impedance becomes simply R . So the R and $1/\omega C$ lines are the exact asymptotes for this example.

The corner frequency f_0 , where the asymptotes intersect, can now be easily deduced. At angular frequency $\omega_0 = 2\pi f_0$, the two asymptotes are equal in value:

$$\frac{1}{\omega_0 C} = R \quad (8.155)$$

Solution for ω_0 and f_0 leads to:

$$\begin{aligned} \omega_0 &= \frac{1}{RC} = \frac{1}{(10 \Omega)(10^{-6} \text{ F})} = 10^5 \text{ rad/sec} \\ f_0 &= \frac{\omega_0}{2\pi} = \frac{1}{2\pi RC} = 16 \text{ kHz} \end{aligned} \quad (8.156)$$




Fig. 8.42 Construction of the composite asymptotes of $\|Z\|$. The asymptotes of the series combination can be approximated by simply selecting the larger of the individual resistor and capacitor asymptotes

So if we can write analytical expressions for the asymptotes, then we can equate the expressions to find analytical expressions for the corner frequencies where the asymptotes intersect.

The deviation of the exact curve from the asymptotes follows all of the usual rules. The slope of the asymptotes changes by +20 dB/decade at the corner frequency f_0 (i.e., from $-20 \text{ dB}\Omega/\text{decade}$ to $0 \text{ dB}\Omega/\text{decade}$), and hence there is a zero at $f = f_0$. So the exact curve deviates from the asymptotes by $+3 \text{ dB}\Omega$ at $f = f_0$, and by $+1 \text{ dB}\Omega$ at $f = 2f_0$ and at $f = f_0/2$.

8.3.2 Series Resonant Circuit Example

As a second example, let us construct the magnitude asymptotes for the series $R-L-C$ circuit of Fig. 8.43. The series impedance $Z(s)$ is

$$Z(s) = R + sL + \frac{1}{sC} \quad (8.157)$$

The magnitudes of the individual resistor, inductor, and capacitor asymptotes are plotted in Fig. 8.44, for the values

$$\begin{aligned} R &= 1 \text{ k}\Omega \\ L &= 1 \text{ mH} \\ C &= 0.1 \mu\text{F} \end{aligned} \quad (8.158)$$





Fig. 8.43 Series $R-L-C$ network example

The series impedance $Z(s)$ is dominated by the capacitor at low frequency, by the resistor at mid frequencies, and by the inductor at high frequencies, as illustrated by the bold line in Fig. 8.44. The impedance $Z(s)$ contains a zero at angular frequency ω_1 , where the capacitor and resistor asymptotes intersect. By equating the expressions for the resistor and capacitor asymptotes, we can find ω_1 :

$$R = \frac{1}{\omega_1 C} \Rightarrow \omega_1 = \frac{1}{RC} \quad (8.159)$$

A second zero occurs at angular frequency ω_2 , where the inductor and resistor asymptotes intersect. Upon equating the expressions for the resistor and inductor asymptotes at ω_2 , we obtain the following:

Fig. 8.44 Graphical construction of $\|Z\|$ of the series $R-L-C$ network of Fig. 8.43, for the element values specified by Eq. (8.158)






Fig. 8.45 Graphical construction of impedance asymptotes for the series $R-L-C$ network example, with R decreased to $10\ \Omega$

$$R = \omega_2 L \Rightarrow \omega_2 = \frac{R}{L} \quad (8.160)$$

So simple expressions for all important features of the magnitude Bode plot of $Z(s)$ can be obtained directly. It should be noted that Eqs. (8.159) and (8.160) are approximate, rather than exact, expressions for the corner frequencies ω_1 and ω_2 . Equations (8.159) and (8.160) coincide with the results obtained via the low- Q approximation of Sect. 8.1.7.

Next, suppose that the value of R is decreased to $10\ \Omega$. As R is reduced in value, the approximate corner frequencies ω_1 and ω_2 move closer together until, at $R = 100\ \Omega$, they are both 100 krad/sec . Reducing R further in value causes the asymptotes to become independent of the value of R , as illustrated in Fig. 8.45 for $R = 10\omega$. The $\|Z\|$ asymptotes now switch directly from ωL to $1/\omega C$.

So now there are two zeroes at $\omega = \omega_0$. At corner frequency ω_0 , the inductor and capacitor asymptotes are equal in value. Hence,

$$\omega_0 L = \frac{1}{\omega_0 C} = R_0 \quad (8.161)$$

Solution for the angular corner frequency ω_0 leads to

$$\omega_0 = \frac{1}{\sqrt{LC}} \quad (8.162)$$

At $\omega = \omega_0$, the inductor and capacitor impedances both have magnitude R_0 , called the characteristic impedance.

Since there are two zeroes at $\omega = \omega_0$, there is a possibility that the two poles could be complex conjugates, and that peaking could occur in the vicinity of $\omega = \omega_0$. So let us investigate what the actual value of the series impedance $Z(j\omega_0)$ is


$$Z(j\omega_0) = R + j\omega_0 L + \frac{1}{j\omega_0 C} \quad (8.163)$$

Substitution of Eq. (8.161) into Eq. (8.163) leads to

$$Z(j\omega_0) = R + jR_0 + \frac{R_0}{j} = R + jR_0 - jR_0 = R \quad (8.164)$$

At $\omega = \omega_0$, the inductor and capacitor impedances are equal in magnitude but opposite in phase. Hence, they exactly cancel out in the series impedance, and we are left with $Z(j\omega_0) = R$, as

Fig. 8.46 Actual impedance magnitude (solid line) for the series resonant $R-L-C$ example. The inductor and capacitor impedances cancel out at $f = f_0$, and hence $Z(j\omega_0) = R$



illustrated in Fig. 8.46. The actual curve in the vicinity of the resonance at $\omega = \omega_0$ can deviate significantly from the asymptotes, because its value is determined by R rather than ωL or $1/\omega C$.

We know from Sect. 8.1.6 that the deviation of the actual curve from the asymptotes at $\omega = \omega_0$ is equal to Q . From Fig. 8.46, one can see that

$$|Q|_{\text{dB}} = |R_0|_{\text{dB}\Omega} - |R|_{\text{dB}\Omega} \quad (8.165)$$

or,

$$Q = \frac{R_0}{R} \quad (8.166)$$

Equations (8.161) to (8.166) are exact results for the series resonant circuit.

The practice of adding asymptotes by simply selecting the larger asymptote can be applied to transfer functions as well as impedances. For example, suppose that we have already constructed the magnitude asymptotes of two transfer functions, G_1 and G_2 , and we wish to find the asymptotes of $G = G_1 + G_2$. At each frequency, the asymptote for G can be approximated by simply selecting the larger of the asymptotes for G_1 and G_2 :

$$G = G_1 + G_2 \approx \begin{cases} G_1, & \|G_1\| \gg \|G_2\| \\ G_2, & \|G_2\| \gg \|G_1\| \end{cases} \quad (8.167)$$

Corner frequencies can be found by equating expressions for asymptotes as illustrated in the preceding examples. In the next chapter, we will see that this approach yields a simple and powerful method for determining the closed-loop transfer functions of feedback systems.

8.3.3 Parallel Impedances: Inverse Addition of Asymptotes

A parallel combination represents inverse addition of impedances:

$$Z_{\text{par}} = \frac{1}{\left(\frac{1}{Z_1} + \frac{1}{Z_2} + \dots \right)} = Z_1 \parallel Z_2 \parallel \dots \quad (8.168)$$

If the asymptotes of the individual impedances Z_1 , Z_2 , ..., are known, then the asymptotes of the parallel combination Z_{par} can be found by simply selecting the smallest individual impedance asymptote. This is true because the smallest impedance will have the largest inverse, and will dominate the inverse sum. As in the case of the series impedances, this procedure will often yield the exact asymptotes of Z_{par} .

Let us construct the magnitude asymptotes for the parallel $R-L-C$ network of Fig. 8.47, using the following element values:

$$\begin{aligned} R &= 10 \Omega \\ L &= 1 \text{ mH} \\ C &= 0.1 \mu\text{F} \end{aligned} \quad (8.169)$$




Fig. 8.47 Parallel $R-L-C$ network example

Impedance magnitudes of the individual elements are illustrated in Fig. 8.48. The asymptotes for the total parallel impedance Z are approximated by simply selecting the smallest individual element impedance, as shown by the heavy line in Fig. 8.48. So the parallel impedance is dominated by the inductor at low frequency, by the resistor at mid frequencies, and by the capacitor at high frequency. Approximate expressions for the angular corner frequencies are again found by equating asymptotes:

$$\begin{aligned} \text{at } \omega = \omega_1, R = \omega_1 L \Rightarrow \omega_1 = \frac{R}{L} \\ \text{at } \omega = \omega_2, R = \frac{1}{\omega_2 C} \Rightarrow \omega_2 = \frac{1}{RC} \end{aligned} \quad (8.170)$$

These expressions could have been obtained by conventional analysis, combined with the low- Q approximation of Sect. 8.1.7.




Fig. 8.48 Construction of the composite asymptotes of $\|Z\|$, for the parallel $R-L-C$ example. The asymptotes of the parallel combination can be approximated by simply selecting the smallest of the individual resistor, inductor, and capacitor asymptotes

8.3.4 Parallel Resonant Circuit Example

Figure 8.49 illustrates what happens when the value of R in the parallel $R-L-C$ network is increased to $1 \text{ k}\Omega$. The asymptotes for $\|Z\|$ then become independent of R , and change directly from ωL to $1/\omega C$ at angular frequency ω_0 . The corner frequency ω_0 is now the frequency where the inductor and capacitor asymptotes have equal value:




Fig. 8.49 Graphical construction of impedance asymptotes for the parallel $R-L-C$ example, with R increased to $1\text{ k}\Omega$

$$\omega_0 L = \frac{1}{\omega_0 C} = R_0 \quad (8.171)$$

which implies that

$$\omega_0 = \frac{1}{\sqrt{LC}} \quad (8.172)$$

At $\omega = \omega_0$, the slope of the asymptotes of $\|Z\|$ changes from $+20\text{ dB/decade}$ to -20 dB/decade , and hence there are two poles. We should investigate whether peaking occurs, by determining the exact value of $\|Z\|$ at $\omega = \omega_0$, as follows:

$$Z(j\omega_0) = (R) \parallel (j\omega_0 L) \parallel \left(\frac{1}{j\omega_0 C} \right) = \frac{1}{\left(\frac{1}{R} + \frac{1}{j\omega_0 L} + j\omega_0 C \right)} \quad (8.173)$$

Substitution of Eq. (8.171) into (8.173) yields

$$Z(j\omega_0) = \frac{1}{\frac{1}{R} + \frac{1}{jR_0} + \frac{j}{R_0}} = \frac{1}{\frac{1}{R} - \frac{j}{R_0} + \frac{j}{R_0}} = R \quad (8.174)$$

So at $\omega = \omega_0$, the impedances of the inductor and capacitor again cancel out, and we are left with $Z(j\omega_0) = R$. The values of L and C determine the values of the asymptotes, but R determines the value of the actual curve at $\omega = \omega_0$.

The actual curve is illustrated in Fig. 8.50. The deviation of the actual curve from the asymptotes at $\omega = \omega_0$ is

$$|Q|_{\text{dB}} = |R|_{\text{dB}\Omega} - |R_0|_{\text{dB}\Omega} \quad (8.175)$$

or,

$$Q = \frac{R}{R_0} \quad (8.176)$$

Equations (8.171) to (8.176) are exact results for the parallel resonant circuit.

The graphical construction method for impedance magnitudes is well known, and *reactance paper* can be purchased commercially. As illustrated in Fig. 8.51, the magnitudes of the impedances of various inductances, capacitances, and resistances are plotted on semi-logarithmic axes. Asymptotes for the impedances of $R-L-C$ networks can be sketched directly on these axes, and numerical values of corner frequencies can then be graphically determined.

Fig. 8.50 Actual impedance magnitude (solid line) for the parallel resonant $R-L-C$ example. The inductor and capacitor impedances cancel out at $f = f_0$, and hence $Z(j\omega_0) = R$





Fig. 8.51 “Reactance paper”: an aid for graphical construction of impedances, with the magnitudes of various inductive, capacitive, and resistive impedances preplotted

8.3.5 Voltage Divider Transfer Functions: Division of Asymptotes

Usually, we can express transfer functions in terms of impedances—for example, as the ratio of two impedances. If we can construct these impedances as described in the previous sections, then we can divide to construct the transfer function. In this section, construction of the transfer function $H(s)$ of the two-pole $R-L-C$ low-pass filter (Fig. 8.52) is discussed in detail. A filter of this form appears in the canonical model for two-pole converters, and the results of this section are applied in the converter examples of the next section.

The familiar voltage divider formula shows that the transfer function of this circuit can be expressed as the ratio of impedances Z_2/Z_{in} , where $Z_{in} = Z_1 + Z_2$ is the network input impedance:

$$\frac{\hat{v}_2(s)}{\hat{v}_1(s)} = \frac{Z_2}{Z_1 + Z_2} = \frac{Z_2}{Z_{in}} \quad (8.177)$$

For this example, $Z_1(s) = sL$, and $Z_2(s)$ is the parallel combination of R and $1/sC$. Hence, we can find the transfer function asymptotes by constructing the asymptotes of Z_2 and of the series




Fig. 8.52 Two-pole low-pass filter based on voltage divider circuit: (a) transfer function $H(s)$, (b) determination of $Z_{out}(s)$ by setting independent sources to zero, (c) determination of $Z_{in}(s)$

combination represented by Z_{in} , and then dividing. Another approach, which is easier to apply in this example, is to multiply the numerator and denominator of Eq. (8.177) by Z_1 :

$$\frac{\hat{v}_2(s)}{\hat{v}_1(s)} = \frac{Z_2 Z_1}{Z_1 + Z_2} \frac{1}{Z_1} = \frac{Z_{out}}{Z_1} \quad (8.178)$$

where $Z_{out} = Z_1 \parallel Z_2$ is the output impedance of the voltage divider. So another way to construct the voltage divider transfer function is to first construct the asymptotes for Z_1 and for the parallel combination represented by Z_{out} , and then divide. This method is useful when the parallel combination $Z_1 \parallel Z_2$ is easier to construct than the series combination $Z_1 + Z_2$. It often gives a different approximate result, which may be more (or sometimes less) accurate than the result obtained using Z_{in} .

The output impedance Z_{out} in Fig. 8.52b is

$$Z_{out}(s) = R \parallel \frac{1}{sC} \parallel sL \quad (8.179)$$

The impedance of the parallel $R-L-C$ network is constructed in Sect. 8.3.3, and is illustrated in Fig. 8.51a for the high- Q case.

According to Eq. (8.178), the voltage divider transfer function magnitude is $\|H\| = \|Z_{out}\|/\|Z_1\|$. This quantity is constructed in Fig. 8.53b. For $\omega < \omega_0$, the asymptote of $\|Z_{out}\|$ coincides with $\|Z_1\|$: both are equal to ωL . Hence, the ratio is $\|Z_{out}\|/\|Z_1\| = 1$. For $\omega > \omega_0$, the asymptote of $\|Z_{out}\|$ is $1/\omega C$, while $\|Z_1\|$ is equal to ωL . The ratio then becomes $\|Z_{out}\|/\|Z_1\| = 1/\omega^2 LC$, and hence the high-frequency asymptote has a -40 dB/decade slope.





Fig. 8.53 Graphical construction of H and Z_{out} of the voltage divider circuit: (a) output impedance Z_{out} ; (b) transfer function H



At $\omega = \omega_0$, $\|Z_{out}\|$ has exact value R , while $\|Z_1\|$ has exact value R_0 . The ratio is then $\|H(j\omega_0)\| = \|Z_{out}(j\omega_0)\|/\|Z_1(j\omega_0)\| = R/R_0 = Q$. So the filter transfer function H has the same ω_0 and Q as the impedance Z_{out} .

It now becomes obvious how variations in element values affect the salient features of the transfer function and output impedance. For example, the effect of increasing L is illustrated in Fig. 8.54. This causes the angular resonant frequency ω_0 to be reduced, and also reduces the Q -factor.

8.4 Graphical Construction of Converter Transfer Functions

The small-signal equivalent circuit model of the buck converter, derived in Chap. 7, is reproduced in Fig. 8.55. Let us construct the transfer functions and terminal impedances of this converter, using the graphical approach of the previous section.

The output impedance $Z_{out}(s)$ is found with the $\hat{d}(s)$ and $\hat{v}_g(s)$ sources set to zero; the circuit of Fig. 8.56a is then obtained. This model coincides with the parallel $R-L-C$ circuit analyzed in Sects. 8.3.3 and 8.3.4. As illustrated in Fig. 8.56b, the output impedance is dominated by the




Fig. 8.55 Small-signal model of the buck converter, with input impedance $Z_{in}(s)$ and output impedance $Z_{out}(s)$ explicitly defined




Fig. 8.56 Construction of buck converter output impedance $Z_{out}(s)$: (a) circuit model; (b) impedance asymptotes

inductor at low frequency, and by the capacitor at high frequency. At the resonant frequency f_0 , given by

$$f_0 = \frac{1}{2\pi\sqrt{LC}} \quad (8.180)$$

the output impedance is equal to the load resistance R . The Q -factor of the circuit is equal to

$$Q = \frac{R}{R_0} \quad (8.181)$$

where

$$R_0 = \omega_0 L = \frac{1}{\omega_0 C} = \sqrt{\frac{L}{C}} \quad (8.182)$$

Thus, the circuit is lightly damped (high Q) at light load, where the value of R is large.

The converter input impedance $Z_{in}(s)$ is also found with the $\hat{d}(s)$ and $\hat{v}_g(s)$ sources set to zero, as illustrated in Fig. 8.57a. The input impedance is referred to the primary side of the 1:D transformer, and is equal to

$$Z_{in}(s) = \frac{1}{D^2} [Z_1(s) + Z_2(s)] \quad (8.183)$$




Fig. 8.57 Construction of the input impedance $Z_{in}(s)$ for the buck converter: (a) circuit model; (b) the individual resistor, inductor, and capacitor impedance magnitudes; (c) construction of the impedance magnitudes $\|Z_1\|$ and $\|Z_2\|$; (d) construction of $\|Z_{out}\|$; (e) final result $\|Z_{in}\|$

where

$$Z_1(s) = sL \quad (8.184)$$

and

$$Z_2(s) = R \left\| \frac{1}{sC} \right\| \quad (8.185)$$

We begin construction of the impedance asymptotes corresponding to Eqs. (8.183) to (8.185) by constructing the individual resistor, capacitor, and inductor impedances as in Fig. 8.57b. The impedances in Fig. 8.57 are constructed for the case $R > R_0$. As illustrated in Fig. 8.57c, $\|Z_1\|$ coincides with the inductor reactance ωL . The impedance $\|Z_2\|$ is asymptotic to resistance R

at low frequencies and to the capacitor reactance $1/\omega C$ at high frequency. The resistor and capacitor asymptotes intersect at corner frequency f_1 , given by

$$f_1 = \frac{1}{2\pi RC} \quad (8.186)$$

According to Eq. (8.183), the input impedance $Z_{in}(s)$ is equal to the series combination of $Z_1(s)$ and $Z_2(s)$, divided by the square of the turns ratio D . The asymptotes for the series combination $[Z_1(s) + Z_2(s)]$ are found by selecting the larger of the $\|Z_1\|$ and $\|Z_2\|$ asymptotes. The $\|Z_1\|$ and $\|Z_2\|$ asymptotes intersect at frequency f_0 , given by Eq. (8.180). It can be seen from Fig. 8.57c that the series combination is dominated by Z_2 for $f < f_0$ and by Z_1 for $f > f_0$. Upon scaling the $[Z_1(s) + Z_2(s)]$ asymptotes by the factor $1/D^2$, the input impedance asymptotes of Fig. 8.57e are obtained.

The zeroes of $Z_{in}(s)$, at frequency f_0 , have the same Q -factor as the poles of $Z_{out}(s)$ [Eq. (8.181)]. One way to see that this is true is to note that the output impedance can be expressed as

$$Z_{out}(s) = \frac{Z_1(s)Z_2(s)}{Z_1(s) + Z_2(s)} = \frac{Z_1(s)Z_2(s)}{D^2Z_{in}(s)} \quad (8.187)$$

Hence, we can relate $Z_{out}(s)$ to $Z_{in}(s)$ as follows:

$$Z_{in}(s) = \frac{1}{D^2} \frac{Z_1(s)Z_2(s)}{Z_{out}(s)} \quad (8.188)$$

The impedances $\|Z_1\|$, $\|Z_2\|$, and $\|Z_{out}\|$ are illustrated in Fig. 8.57d. At the resonant frequency $f = f_0$, impedance Z_1 has magnitude R_0 and impedance Z_2 has magnitude approximately equal to R_0 . The output impedance Z_{out} has magnitude R . Hence, Eq. (8.188) predicts that the input impedance has the magnitude

$$\|Z_{in}\| \approx \frac{1}{D^2} \frac{R_0 R_0}{R} \text{ at } f = f_0 \quad (8.189)$$

At $f = f_0$, the asymptotes of the input impedance have magnitude R_0/D^2 . The deviation from the asymptotes is therefore equal to $Q = R/R_0$, as illustrated in Fig. 8.57e.

The control-to-output transfer function $G_{vd}(s)$ is found with the $\hat{V}_g(s)$ source set to zero, as in Fig. 8.58a. This circuit coincides with the voltage divider analyzed in Sect. 8.3.5. Hence, $G_{vd}(s)$ can be expressed as

$$G_{vd}(s) = V_g \frac{Z_{out}(s)}{Z_1(s)} \quad (8.190)$$

The quantities $\|Z_{out}\|$ and $\|Z_1\|$ are constructed in Fig. 8.58b. According to Eq. (8.190), we can construct $\|G_{vd}(s)\|$ by finding the ratio of $\|Z_{out}\|$ and $\|Z_1\|$, and then scaling the result by V_g . For $f < f_0$, $\|Z_{out}\|$ and $\|Z_1\|$ are both equal to ωL and hence $\|Z_{out}\|/\|Z_1\|$ is equal to 1. As illustrated in Fig. 8.58c, the low-frequency asymptote of $\|G_{vd}(s)\|$ has value V_g . For $f > f_0$, $\|Z_{out}\|$ has asymptote $1/\omega C$, and $\|Z_1\|$ is equal to ωL . Hence, $\|Z_{out}\|/\|Z_1\|$ has asymptote $1/\omega^2 LC$, and the high-frequency asymptote of $\|G_{vd}(s)\|$ is equal to $V_g/\omega^2 LC$. The Q -factor of the two poles at $f = f_0$ is again equal to R/R_0 .




Fig. 8.58 Construction of the control-to-output transfer function $G_{vd}(s)$ for the buck converter: (a) circuit model; (b) relevant impedance asymptotes; (c) transfer function $\|G_{vd}(s)\|$





Fig. 8.59 The line-to-output transfer function $G_{vg}(s)$ for the buck converter: (a) circuit model; (b) magnitude asymptotes



The line-to-output transfer function $G_{vg}(s)$ is found with the $\hat{d}(s)$ sources set to zero, as in Fig. 8.59a. This circuit contains the same voltage divider as in Fig. 8.58, and additionally contains the $1:D$ transformer. The transfer function $G_{vg}(s)$ can be expressed as

$$G_{vg}(s) = D \frac{Z_{out}(s)}{Z_1(s)} \quad (8.191)$$

This expression is similar to Eq. (8.190), except for the scaling factor of D . Therefore, the line-to-output transfer function of Fig. 8.59b has the same shape as the control-to-output transfer function $G_{vd}(s)$.

8.5 Measurement of AC Transfer Functions and Impedances

It is good engineering practice to measure the transfer functions of prototype converters and converter systems. Such an exercise can verify that the system has been correctly modeled and designed. Also, it is often useful to characterize individual circuit elements through measurement of their terminal impedances.

Small-signal ac magnitude and phase measurements can be made using an instrument known as a network analyzer, or frequency response analyzer. The key inputs and outputs of a basic network analyzer are illustrated in Fig. 8.60. The network analyzer provides a sinusoidal output voltage \hat{v}_z of controllable amplitude and frequency. This signal can be injected into the system to be measured, at any desired location. The network analyzer also has two (or more) inputs, \hat{v}_x and \hat{v}_y . The return electrodes of \hat{v}_z , \hat{v}_y , and \hat{v}_x are internally connected to earth ground. The network analyzer performs the function of a narrowband tracking voltmeter: it measures the components of \hat{v}_x and \hat{v}_y at the injection frequency, and displays the magnitude and phase of the quantity \hat{v}_y/\hat{v}_x . The narrowband tracking voltmeter feature is essential for switching converter measurements; otherwise, switching ripple and noise corrupt the desired sinusoidal signals and make accurate measurements impossible [80]. Modern network analyzers can automatically sweep the frequency of the injection source \hat{v}_z to generate magnitude and phase Bode plots of the transfer function \hat{v}_y/\hat{v}_x .

A typical test setup for measuring the transfer function of an amplifier is illustrated in Fig. 8.61. A potentiometer, connected between a dc supply voltage V_{CC} and ground, is used to bias the amplifier input to attain the correct quiescent operating point. The injection source voltage \hat{v}_z is coupled to the amplifier input terminals via a dc blocking capacitor. This blocking capacitor prevents the injection voltage source from upsetting the dc bias. The network analyzer inputs \hat{v}_x and \hat{v}_y are connected to the input and output terminals of the amplifier. Hence, the measured transfer function is




Fig. 8.60 Key features and functions of a network analyzer: sinusoidal source of controllable amplitude and frequency, two inputs, and determination of relative magnitude and phase of the input components at the injection frequency




Fig. 8.61 Measurement of a transfer function

$$\frac{\hat{v}_y(s)}{\hat{v}_x(s)} = G(s) \quad (8.192)$$

Note that the blocking capacitance, bias potentiometer, and \hat{v}_z amplitude have no effect on the measured transfer function

An impedance

$$Z(s) = \frac{\hat{v}(s)}{\hat{i}(s)} \quad (8.193)$$

can be measured by treating the impedance as a transfer function from current to voltage. For example, measurement of the output impedance of an amplifier is illustrated in Fig. 8.62. The quiescent operating condition is again established by a potentiometer which biases the amplifier input. The injection source \hat{v}_z is coupled to the amplifier output through a dc blocking capacitor. The injection source voltage \hat{v}_z excites a current \hat{i}_{out} in impedance Z_s . This current flows into the output of the amplifier, and excites a voltage across the amplifier output impedance:

$$Z_{out}(s) = \left. \frac{\hat{v}_y(s)}{\hat{i}_{out}(s)} \right|_{\substack{\text{amplifier} \\ \text{ac input}}} = 0 \quad (8.194)$$




Fig. 8.62 Measurement of the output impedance of a circuit

A current probe is used to measure \hat{i}_{out} . The current probe produces a voltage proportional to \hat{i}_{out} ; this voltage is connected to the network analyzer input \hat{v}_x . A voltage probe is used to measure the amplifier output voltage \hat{v}_y . The network analyzer displays the transfer function \hat{v}_y/\hat{v}_x , which is proportional to Z_{out} . Note that the value of Z_s and the amplitude of \hat{v}_z do not affect the measurement of Z_{out} .

In power applications, it is sometimes necessary to measure impedances that are very small in magnitude. Grounding problems [4] cause the test setup of Fig. 8.62 to fail in such cases. The reason is illustrated in Fig. 8.63a. Since there turn connections of the injection source \hat{v}_z and the analyzer input \hat{v}_y are both connected to earth ground, the injected current \hat{i}_{out} can return to the source through the return connections of either the injection source or the voltage probe. In practice, \hat{i}_{out} divides between the two paths according to their relative impedances. Hence, a significant current $(1 - k)\hat{i}_{out}$ flows through the return connection of the voltage probe. If the voltage probe return connection has some total contact and wiring impedance Z_{probe} , then the current induces a voltage drop $(1 - k)\hat{i}_{out}Z_{probe}$ in the voltage probe wiring, as illustrated in Fig. 8.63a. Hence, the network analyzer does not correctly measure the voltage drop across the impedance Z . If the internal ground connections of the network analyzer have negligible impedance, then the network analyzer will display the following impedance:

$$Z + (1 - k)Z_{probe} = Z + Z_{probe}\|Z_{rz} \quad (8.195)$$

Here, Z_{rz} is the impedance of the injection source return connection. So to obtain an accurate measurement, the following condition must be satisfied:

$$\|Z\| \gg \|(Z_{probe}\|Z_{rz})\| \quad (8.196)$$

A typical lower limit on $\|Z\|$ is a few tens or hundreds of milliohms.

An improved test setup for measurement of small impedances is illustrated in Fig. 8.63b. An isolation transformer is inserted between the injection source and the dc blocking capacitor. The return connections of the voltage probe and injection source are no longer in parallel, and the injected current \hat{i}_{out} must now return entirely through the injection source return connection. An




Fig. 8.63 Measurement of a small impedance $Z(s)$: (a) current flowing in the return connection of the voltage probe induces a voltage drop that corrupts the measurement; (b) an improved experiment, incorporating isolation of the injection source

added benefit is that the transformer turns ratio n can be increased, to better match the injection source impedance to the impedance under test. Note that the impedances of the transformer, of the blocking capacitor, and of the probe and injection source return connections, do not affect the measurement. Much smaller impedances can therefore be measured using this improved approach.

8.6 Summary of Key Points

1. The magnitude Bode diagrams of functions which vary as $(f/f_0)^n$ have slopes equal to $20n$ dB per decade, and pass through 0 dB at $f = f_0$.
2. It is good practice to express transfer functions in normalized pole-zero form; this form directly exposes expressions for the salient features of the response, that is, the corner frequencies, reference gain, etc.
3. The right half-plane zero exhibits the magnitude response of the left half-plane zero, but the phase response of the pole.
4. Poles and zeroes can be expressed in frequency-inverted form when it is desirable to refer the gain to a high-frequency asymptote.
5. A two-pole response can be written in the standard normalized form of Eq. (8.58). When $Q > 0.5$, the poles are complex conjugates. The magnitude response then exhibits peaking in the vicinity of the corner frequency, with an exact value of Q at $f = f_0$. High Q also causes the phase to change sharply near the corner frequency.
6. When Q is less than 0.5, the two-pole response can be plotted as two real poles. The low- Q approximation predicts that the two poles occur at frequencies f_0/Q and Qf_0 . These frequencies are within 10% of the exact values for $Q \leq 0.3$.
7. When a circuit includes two damping elements, the composite Q -factor can be estimated as the “parallel combination” (inverse addition) of the Q -factors determined by the two elements individually. This estimation is within 10% of the exact value when the product of the individual Q -factors is greater than 5.
8. The low- Q approximation can be extended to find approximate roots of an arbitrary-degree polynomial. Approximate analytical expressions for the salient features can be derived. Numerical values are used to justify the approximations.
9. Salient features of the transfer functions of the buck, boost, and buck-boost converters are tabulated in Sect. 8.2.2. The line-to-output transfer functions of these converters contain two poles. Their control-to-output transfer functions contain two poles, and may additionally contain a right half-plane zero.
10. Approximate magnitude asymptotes of impedances and transfer functions can be easily derived by graphical construction. This approach is a useful supplement to conventional analysis, because it yields physical insight into the circuit behavior, and because it exposes suitable approximations. Several examples, including the impedances of basic series and parallel resonant circuits and the transfer function $H(s)$ of the voltage divider circuit, are worked in Sect. 8.3. The input impedance, output impedance, and transfer functions of the buck converter are constructed in Sect. 8.4, and physical origins of the asymptotes, corner frequencies, and Q -factor are found.
11. Measurement of transfer functions and impedances using a network analyzer is discussed in Sect. 8.5. Careful attention to ground connections is important when measuring small impedances.

PROBLEMS

- 8.1** Express the gains represented by the asymptotes of Fig. 8.64a–c in factored pole-zero form. You may assume that all poles and zeroes have negative real parts.






Fig. 8.64 Gain asymptotes for Problem 8.1

- 8.2** Express the gains represented by the asymptotes of Fig. 8.65a–c in factored pole-zero form. You may assume that all poles and zeroes have negative real parts.
- 8.3** Derive analytical expressions for the low-frequency asymptotes of the magnitude Bode plots shown in Fig. 8.65a–c.
- 8.4** Derive analytical expressions for the three magnitude asymptotes of Fig. 8.16.
- 8.5** An experimentally measured transfer function. Figure 8.66 contains experimentally measured magnitude and phase data for the gain function $A(s)$ of a certain amplifier. The object of this problem is to find an expression for $A(s)$. Overlay asymptotes as appropriate on the magnitude and phase data, and hence deduce numerical values for the gain asymptotes and corner frequencies of $A(s)$. Your magnitude and phase asymptotes must, of course, follow all of the rules: magnitude slopes must be multiples of ± 20 dB per decade, phase slopes for real poles must be multiples of $\pm 45^\circ$ per decade, etc. The phase and magnitude asymptotes must be consistent with each other.
It is suggested that you start by guessing $A(s)$ based on the magnitude data. Then construct the phase asymptotes for your guess, and compare them with the given data. If there are discrepancies, then modify your guess accordingly and redo your magnitude and phase asymptotes. You should turn in: (1) your analytical expression for $A(s)$, with numerical values given, and (2) a copy of Fig. 8.66, with your magnitude and phase asymptotes superimposed and with all break frequencies and slopes clearly labeled.

**Fig. 8.65** Gain asymptotes for Problems 8.2 and 8.3**Fig. 8.66** Experimentally measured magnitude and phase data, Problem 8.5

8.6 An experimentally measured impedance. Figure 8.67 contains experimentally measured magnitude and phase data for the driving-point impedance $Z(s)$ of a passive network. The object of this problem is to find an expression for $Z(s)$. Overlay asymptotes as appropriate on the magnitude and phase data, and hence deduce numerical values for the salient features of the impedance function. You should turn in: (1) your analytical expression for

$Z(s)$, with numerical values given, and (2) a copy of Fig. 8.67, with your magnitude and phase asymptotes superimposed and with all salient features and asymptote slopes clearly labeled.





Fig. 8.67 Impedance magnitude and phase data, Problem 8.6

8.7 For the nonideal flyback converter modeled in Sect. 7.2.10:

- (a) Derive analytical expressions for the control-to-output and line-to-output transfer functions $G_{vd}(s)$ and $G_{vg}(s)$. Express your results in standard normalized form.
 - (b) Derive analytical expressions for the salient features of these transfer functions.
 - (c) Construct the magnitude and phase Bode plots of the control-to-output transfer function, using the following values: $n = 2$, $V_g = 48 \text{ V}$, $D = 0.3$, $R = 5 \Omega$, $L = 250 \mu\text{H}$, $C = 100 \mu\text{F}$, $R_{on} = 1.2 \Omega$. Label the numerical values of the constant asymptotes, all corner frequencies, the Q -factor, and asymptote slopes.
- 8.8** Magnitude Bode diagram of an $R-L-C$ filter circuit. For the filter circuit of Fig. 8.68, construct the Bode plots for the magnitudes of the Thevenin-equivalent output impedance Z_{out} and the transfer function $H(s) = v_2/v_1$. Plot your results on semi-log graph paper. Give approximate analytical expressions and numerical values for the important corner frequencies and asymptotes. Do all of the elements significantly affect Z_{out} and H ?

Fig. 8.68 Filter circuit of Problem 8.8



- 8.9** Operational amplifier filter circuit. The op-amp circuit shown in Fig. 8.69 is a practical realization of what is known as a *PID controller*, and is sometimes used to modify the loop gain of feedback circuits to improve their performance. Using semi-log graph paper, sketch the Bode diagram of the magnitude of the transfer function $v_2(s)/v_1(s)$ of the circuit shown. Label all corner frequencies, flat asymptote gains, and asymptote slopes, as appropriate, giving both analytical expressions and numerical values. You may assume that the op-amp is ideal.






Fig. 8.69 Op-amp PID controller circuit, Problem 8.9

- 8.10** Phase asymptotes. Construct the phase asymptotes for the transfer function $v_2(s)/v_1(s)$ of Problem 8.9. Label all break frequencies, flat asymptotes, and asymptote slopes.
- 8.11** Construct the Bode diagram for the magnitude of the output impedance Z_{out} of the network shown in Fig. 8.70. Give suitable analytical expressions for each asymptote, corner frequency, and Q -factor, as appropriate. Justify any approximations that you use. The component values are: $L_1 = 100 \mu\text{H}$, $L_2 = 16 \text{ mH}$, $C_1 = 1000 \mu\text{F}$, $C_2 = 10 \mu\text{F}$, $R_1 = 5 \Omega$, $R_2 = 50 \Omega$

**Fig. 8.70** Filter network of Problem 8.11**Fig. 8.71** Input filter circuit of Problem 8.12

- 8.12** The two section input filter in the circuit of Fig. 8.71 should be designed such that its output impedance $Z_{out}|_{v_g = 0}$ meets certain input filter design criteria, and hence it is desirable to construct the Bode plot for the magnitude of Z_s . Although this filter contains six reactive elements, $\|Z_s\|$ can nonetheless be constructed in a relatively straightforward manner using graphical construction techniques. The element values are:

$$\begin{array}{ll} L_1 = 32\text{mH} & C_1 = 32\text{\mu F} \\ L_2 = 400\text{\mu H} & C_2 = 6.8\text{\mu F} \\ L_3 = 800\text{\mu H} & R_1 = 10\Omega \\ L_4 = 1\text{\mu H} & R_2 = 1\Omega \end{array}$$

- (a) Construct $\|Z_s\|$ using the “algebra on the graph” method. Give simple approximate analytical expressions for all asymptotes and corner frequencies.
 - (b) It is desired that $\|Z_s\|$ be approximately equal to 5Ω at 500 Hz and 2.5Ω at 1 kHz . Suggest a simple way to accomplish this by changing the value of one component.
- 8.13** Construct the Bode plot of the magnitude of the output impedance of the filter illustrated in Fig. 8.72. Give approximate analytical expressions for each corner frequency. No credit will be given for computer-generated plots.




Fig. 8.72 Input filter circuit of Problem 8.13

- 8.14** A certain open-loop buck-boost converter contains an input filter. Its small-signal ac model is shown in Fig. 8.73, and the element values are specified below. Construct the Bode plot for the magnitude of the converter output impedance $\|Z_{out}(s)\|$. Label the values of all important corner frequencies and asymptotes.

$$\begin{array}{ll} D = 0.6 & L_f = 150 \mu\text{H} \\ R = 6 \Omega & C_f = 16 \mu\text{F} \\ C = 0.33 \mu\text{F} & C_b = 2200 \mu\text{F} \\ L = 25 \mu\text{H} & R_f = 1 \Omega \end{array}$$




Fig. 8.73 Small-signal model of a buck converter with input filter, Problem 8.14

- 8.15** In Sect. 7.2.10, the small-signal ac model of a nonideal flyback converter is derived, with the result illustrated in Fig. 7.28. Construct a Bode plot of the magnitude and phase of the converter output impedance $Z_{out}(s)$. Give both analytical expressions and numerical values for all important features in your plot. Note: $Z_{out}(s)$ includes the load resistance R . The element values are: $D = 0.4$, $n = 0.2$, $R = 6 \Omega$, $L = 600 \mu\text{H}$, $C = 100 \mu\text{F}$, $R_{on} = 5 \Omega$.
- 8.16** The small-signal equations of the Watkins-Johnson converter operating in continuous conduction mode are:

$$\begin{aligned} L \frac{d\hat{i}(t)}{dt} &= -D\hat{v}(t) + (2V_g - V)\hat{d}(t) + (D - D')\hat{v}_g(t) \\ C \frac{d\hat{v}(t)}{dt} &= D\hat{i}(t) - \frac{\hat{v}(t)}{R} \\ \hat{i}_g(t) &= (D - D')\hat{i}(t) + 2I\hat{d}(t) \end{aligned}$$

- (a) Derive analytical expressions for the line-to-output transfer function $G_{vg}(s)$ and the control-to-output transfer function $G_{vd}(s)$.
- (b) Derive analytical expressions for the salient features (dc gains, corner frequencies, and Q -factors) of the transfer functions $G_{vg}(s)$ and $G_{vd}(s)$. Express your results as functions of V_g , D , R , L , and C .
- (c) The converter operates at $V_g = 28 \text{ V}$, $D = 0.25$, $R = 28 \Omega$, $C = 100 \mu\text{F}$, $L = 400 \mu\text{H}$. Sketch the Bode diagram of the magnitude and phase of $G_{vd}(s)$. Label salient features.

8.17 The element values in the buck converter of Fig. 7.55 are:

$$\begin{array}{ll} V_g = 120 \text{ V} & D = 0.6 \\ R = 10 \Omega & R_g = 2 \Omega \\ L = 550 \mu\text{H} & C = 100 \mu\text{F} \end{array}$$

- (a) Determine an analytical expression for the control-to-output transfer function $G_{vg}(s)$ of this converter.
- (b) Find analytical expressions for the salient features of $G_{vg}(s)$.
- (c) Construct magnitude and phase asymptotes for G_{vg} . Label the numerical values of all slopes and other important features.

8.18 The LCC resonant inverter circuit contains the following transfer function:

$$H(s) = \frac{sC_1R}{1 + sR(C_1 + C_2) + s^2LC_1 + s^3LC_1C_2R}$$

- (a) When C_1 is sufficiently large, this transfer function can be expressed as an inverted pole and a quadratic pole pair. Derive analytical expressions for the corner frequencies and Q -factor in this case, and sketch typical magnitude asymptotes. Determine analytical conditions for validity of your approximation.
- (b) When C_2 is sufficiently large, the transfer function can be also expressed as an inverted pole and a quadratic pole pair. Derive analytical expressions for the corner frequencies and Q -factor in this case, and sketch typical magnitude asymptotes. Determine analytical conditions for validity of your approximation in this case.
- (c) When $C_1 = C_2$ and when the quadratic poles have sufficiently high Q , then the transfer function can again be expressed as an inverted pole and a quadratic pole pair. Derive analytical expressions for the corner frequencies and Q -factor in this case, and sketch typical magnitude asymptotes. Determine analytical conditions for validity of your approximation in this case.

8.19 A two-section $L - C$ filter has the following transfer function:

$$G(s) = \frac{1}{1 + s\left(\frac{L_1 + L_2}{R}\right) + s^2(L_1(C_1 + C_2) + L_2C_2) + s^3\left(\frac{L_1L_2C_1}{R}\right) + s^4(L_1L_2C_1C_2)}$$

The element values are:

$$\begin{array}{ll} R = 50 \text{ m}\Omega & \\ C_1 = 680 \mu\text{F} & C_2 = 4.7 \mu\text{F} \\ L_1 = 500 \mu\text{H} & L_2 = 50 \mu\text{H} \end{array}$$

- (a) Use the above numerical values to determine how to factor $G(s)$ into approximate real and quadratic poles, as appropriate. Give approximate analytical expressions for the salient features that are valid for the above numerical values.
- (b) Construct the magnitude and phase asymptotes of $G(s)$.
- (c) It is desired to reduce the Q to 2, without significantly changing the corner frequencies or other features of the response. It is possible to do this by changing only two element values. Specify how to accomplish this.




Fig. 8.74 Boost converter of Problem 8.20

- 8.20** The boost converter of Fig. 8.74 operates in the continuous conduction mode, with quiescent duty cycle $D = 0.6$. On semi-log axes, construct the magnitude and phase Bode plots of
- (a) the control-to-output transfer function $G_{vd}(s)$,
 - (b) the line-to-output transfer function $G_{vg}(s)$,
 - (c) the output impedance $Z_{out}(s)$, and
 - (d) the input impedance $Z_{in}(s)$.
- On each plot, label the corner frequencies and asymptotes.




Fig. 8.75 Forward converter of Problem 8.21

- 8.21** The forward converter of Fig. 8.75 operates in the continuous conduction mode, with the quiescent values $V_g = 380$ V and $V = 28$ V. The transformer turns ratio is $n_1/n_3 = 4.5$. On semi-log axes, construct the magnitude and phase Bode plots of
 (a) the control-to-output transfer function $G_{vd}(s)$, and
 (b) the line-to-output transfer function $G_{vg}(s)$.

On each plot, label the corner frequencies and asymptotes. Hint: other than introduction of the turns ratio n_1/n_3 , the transformer does not significantly affect the small-signal behavior of the forward converter.

- 8.22** Loss mechanisms in capacitors, such as dielectric loss and contact and foil resistance, can be modeled electrically using an *equivalent series resistance* (ESR). Capacitors whose dielectric materials exhibit a high dielectric constant, such as electrolytic capacitors, tantalum capacitors, and some types of multi-layer ceramic capacitors, typically exhibit relatively high ESR.

A buck converter contains a 1.6 mH inductor, and operates with a quiescent duty cycle of 0.5. Its output capacitor can be modeled as a 16 μF capacitor in series with a 0.2 Ω ESR. The load resistance is 10 Ω . The converter operates in continuous conduction mode. The quiescent input voltage is $V_g = 120$ V.

- (a) Determine an analytical expression for the control-to-output transfer function $G_{vg}(s)$ of this converter.
- (b) Find analytical expressions for the salient features of $G_{vg}(s)$.
- (c) Construct magnitude and phase asymptotes for G_{vg} . Label the numerical values of all slopes and other important features.

- 8.23** The boost converter of Fig. 8.76 operates in the continuous conduction mode, with the following quiescent values: $V_g = 120$ V, $V = 300$ V. It is desired to control the converter input current waveform, and hence it is necessary to determine the small-signal transfer function

$$G_{id}(s) = \left. \frac{\hat{i}_g(s)}{\hat{d}(s)} \right|_{\hat{v}_g(s)=0}$$

- (a) Derive an analytical expression for $G_{id}(s)$. Express all poles and zeroes in normalized standard form, and give analytical expressions for the corner frequencies, Q -factor, and dc gain.
- (b) On semi-log axes, construct the Bode plot for the magnitude and phase of $G_{id}(s)$.





Fig. 8.76 Boost converter of Problem 8.23

8.24 The buck-boost converter of Fig. 8.77 operates in the continuous conduction mode, with the following quiescent values: $V_g = 48 \text{ V}$, $V = -24 \text{ V}$. On semi-log axes, construct the magnitude and phase Bode plots of:

- the control-to-output transfer function $G_{vd}(s)$, and
- the output impedance $Z_{out}(s)$.

On each plot, label the corner frequencies and asymptotes as appropriate.

Fig. 8.77 Buck-boost converter of Problem 8.24





Controller Design

9.1 Introduction

In all switching converters, the output voltage $v(t)$ is a function of the input line voltage $v_g(t)$, the duty cycle $d(t)$, and the load current $i_{load}(t)$, as well as the converter circuit element values. In a dc–dc converter application, it is desired to obtain a constant output voltage $v(t) = V$, in spite of disturbances in $v_g(t)$ and $i_{load}(t)$, and in spite of variations in the converter circuit element values. The sources of these disturbances and variations are many, and a typical situation is illustrated in Fig. 9.1. The input voltage $v_g(t)$ of an off-line power supply may typically contain periodic variations at the second harmonic of the ac power system frequency (100 Hz or 120 Hz), produced by a rectifier circuit. The magnitude of $v_g(t)$ may also vary when neighboring power system loads are switched on or off. The load current $i_{load}(t)$ may contain variations of significant amplitude, and a typical power supply specification is that the output voltage must remain within a specified range (for example, $3.3 \text{ V} \pm 0.05 \text{ V}$) when the load current takes a step change from, for example, full rated load current to 50% of the rated current, and vice versa. The values of the circuit elements are constructed to a certain tolerance, and so in high-volume manufacturing of a converter, converters are constructed whose output voltages lie in some distribution. It is desired that essentially all of this distribution fall within the specified range; however, this is not practical to achieve without the use of negative feedback. Similar considerations apply to inverter applications, except that the output voltage is ac.

So we cannot expect to simply set the dc–dc converter duty cycle to a single value, and obtain a given constant output voltage under all conditions. The idea behind the use of negative feedback is to build a circuit that automatically adjusts the duty cycle as necessary, to obtain the desired output voltage with high accuracy, regardless of disturbances in $v_g(t)$ or $i_{load}(t)$ or variations in component values. This is a useful thing to do whenever there are variations and unknowns that otherwise prevent the system from attaining the desired performance.

A block diagram of a feedback system is shown in Fig. 9.2. The output voltage $v(t)$ is measured, using a “sensor” with gain $H(s)$. In a dc voltage regulator or dc–ac inverter, the sensor circuit is usually a voltage divider, comprised of precision resistors. The sensor output signal $H(s)v(s)$ is compared with a reference input voltage $v_{ref}(s)$. The objective is to make $H(s)v(s)$ equal to $v_{ref}(s)$, so that $v(s)$ accurately follows $v_{ref}(s)$ regardless of disturbances or component variations in the compensator, pulse-width modulator, gate driver, or converter power stage.




Fig. 9.1 The output voltage of a typical switching converter is a function of the line input voltage v_g , the duty cycle d , and the load current i_{load} : (a) open-loop buck converter; (b) functional diagram illustrating dependence of v on the independent quantities v_g , d , and i_{load}

The difference between the reference input $v_{ref}(s)$ and the sensor output $H(s)v(s)$ is called the error signal $v_e(s)$. If the feedback system works perfectly, then $v_{ref}(s) = H(s)v(s)$, and hence the error signal is zero. In practice, the error signal is usually nonzero but nonetheless small. Obtaining a small error is one of the objectives in adding a compensator network $G_c(s)$ as shown in Fig. 9.2. Note that the transfer function from the error signal $v_e(s)$ to the output voltage $v(s)$ is equal to the gains of the compensator, pulse-width modulator, and converter power stage. If the compensator gain $G_c(s)$ is large enough in magnitude, then a small error signal can produce the required output voltage $v(t) = V$ for a dc regulator (Q : how should H and v_{ref} then be chosen?). So a large compensator gain leads to a small error, and therefore the output follows the reference input with good accuracy. This is the key idea behind feedback systems.

The averaged small-signal converter models derived in Chap. 7 are used in the following sections to find the effects of feedback on the small-signal transfer functions of the regulator. The loop gain $T(s)$ is defined as the product of the small-signal gains in the forward and feedback paths of the feedback loop. It is found that the transfer function from a disturbance to the output is multiplied by the factor $1/(1 + T(s))$. Hence, when the loop gain T is large in magnitude, then the influence of disturbances on the output voltage is small. A large loop gain also causes the output voltage $v(s)$ to be nearly equal to $v_{ref}(s)/H(s)$, with very little dependence on the




Fig. 9.2 Feedback loop for regulation of the output voltage: (a) buck converter, with feedback loop block diagram; (b) functional block diagram of the feedback system

gains in the forward path of the feedback loop. So the loop gain magnitude $\| T \|$ is a measure of how well the feedback system works. All of these gains can be easily constructed using the algebra-on-the-graph method; this allows easy evaluation of important closed-loop performance measures, such as the output voltage ripple resulting from 120 Hz rectification ripple in $v_g(t)$ or the closed-loop output impedance.

Stability is another important issue in feedback systems. Adding a feedback loop can cause an otherwise well-behaved circuit to exhibit oscillations, ringing and overshoot, and other undesirable behavior. An in-depth treatment of stability is beyond the scope of this book; however, the simple phase margin criterion for assessing stability is used here. When the phase margin of the loop gain T is positive, then the feedback system is stable. Moreover, increasing the phase margin causes the system transient response to be better behaved, with less overshoot and ringing. The relation between phase margin and closed-loop response is quantified in Sect. 9.4.

An example is given in Sect. 9.5, in which a compensator network is designed for a dc regulator system. The compensator network is designed to attain adequate phase margin and good

rejection of expected disturbances. Lead compensators and $P-D$ controllers are used to improve the phase margin and extend the bandwidth of the feedback loop. This leads to better rejection of high-frequency disturbances. Lag compensators and $P-I$ controllers are used to increase the low-frequency loop gain. This leads to better rejection of low-frequency disturbances and very small steady-state error. More complicated compensators can achieve the advantages of both approaches.

Injection methods for experimental measurement of loop gain are introduced in Sect. 9.6. The use of voltage or current injection solves the problem of establishing the correct quiescent operating point in high-gain systems. Conditions for obtaining an accurate measurement are exposed. The injection method also allows measurement of the loop gains of unstable systems.

9.2 Effect of Negative Feedback on the Network Transfer Functions

We have seen how to derive the small-signal ac transfer functions of a switching converter. For example, the equivalent circuit model of the buck converter can be written as in Fig. 9.3. This equivalent circuit contains three independent inputs: the control input variations \hat{d} , the power input voltage variations \hat{v}_g , and the load current variations \hat{i}_{load} . The output voltage variation \hat{v} can therefore be expressed as a linear combination of the three independent inputs, as follows:

$$\hat{v}(s) = G_{vd}(s)\hat{d}(s) + G_{vg}(s)\hat{v}_g(s) - Z_{out}(s)\hat{i}_{load}(s) \quad (9.1)$$

where

$$G_{vd}(s) = \left. \frac{\hat{v}(s)}{\hat{d}(s)} \right|_{\begin{subarray}{l} \hat{v}_g=0 \\ \hat{i}_{load}=0 \end{subarray}} \quad \text{converter control-to-output transfer function} \quad (9.1a)$$

$$G_{vg}(s) = \left. \frac{\hat{v}(s)}{\hat{v}_g(s)} \right|_{\begin{subarray}{l} \hat{d}=0 \\ \hat{i}_{load}=0 \end{subarray}} \quad \text{converter line-to-output transfer function} \quad (9.1b)$$

$$Z_{out}(s) = -\left. \frac{\hat{v}(s)}{\hat{i}_{load}(s)} \right|_{\begin{subarray}{l} \hat{v}_g=0 \\ \hat{d}=0 \end{subarray}} \quad \text{converter output impedance} \quad (9.1c)$$

The Bode diagrams of these quantities are constructed in Chap. 8. Equation (9.1) describes how disturbances v_g and i_{load} propagate to the output v , through the transfer function $G_{vg}(s)$ and the output impedance $Z_{out}(s)$. If the disturbances v_g and i_{load} are known to have some maximum worst-case amplitude, then Eq. (9.1) can be used to compute the resulting worst-case open-loop variation in v .

As described previously, the feedback loop of Fig. 9.2 can be used to reduce the influences of v_g and i_{load} on the output v . To analyze this system, let us perturb and linearize its averaged signals about their quiescent operating points. Both the power stage and the control block diagram are perturbed and linearized:

$$v_{ref}(t) = V_{ref} + \hat{v}_{ref}(t) \quad (9.2)$$

$$v_e(t) = V_e + \hat{v}_e(t)$$

etc.




Fig. 9.3 Small-signal converter model, which represents variations in v_g , d , and i_{load}

In a dc regulator system, the reference input is constant, so $\hat{v}_{ref}(t) = 0$. In a switching amplifier or dc-ac inverter, the reference input may contain an ac variation. In Fig. 9.4a, the converter model of Fig. 9.3 is combined with the perturbed and linearized control circuit block diagram. This is equivalent to the reduced block diagram of Fig. 9.4b, in which the converter model has been replaced by blocks representing Eq. (9.1).

Solution of Fig. 9.4b for the output voltage variation v yields

$$\hat{v} = \hat{v}_{ref} \frac{G_c G_{vd}/V_M}{1 + HG_c G_{vd}/V_M} + \hat{v}_g \frac{G_{vg}}{1 + HG_c G_{vd}/V_M} - \hat{i}_{load} \frac{Z_{out}}{1 + HG_c G_{vd}/V_M} \quad (9.3)$$

which can be written in the form

$$\hat{v} = \hat{v}_{ref} \frac{1}{H} \frac{T}{1+T} + \hat{v}_g \frac{G_{vg}}{1+T} - \hat{i}_{load} \frac{Z_{out}}{1+T} \quad (9.4)$$

with

$$T(s) = H(s)G_c(s)G_{vd}(s)/V_M = \text{"loop gain"}$$

Equation (9.4) is a general result. The loop gain $T(s)$ is defined in general as the product of the gains around the forward and feedback paths of the loop. This equation shows how the addition of a feedback loop modifies the transfer functions and performance of the system, as described in detail below.

9.2.1 Feedback Reduces the Transfer Functions from Disturbances to the Output

The transfer function from v_g to v in the open-loop buck converter of Fig. 9.3 is $G_{vg}(s)$, as given in Eq. (9.1). When feedback is added, this transfer function becomes

$$\left. \frac{\hat{v}(s)}{\hat{v}_g(s)} \right|_{\substack{\hat{v}_{ref}=0 \\ \hat{i}_{load}=0}} = \frac{G_{vg}(s)}{1 + T(s)} \quad (9.5)$$

from Eq. (9.4). So this transfer function is reduced via feedback by the factor $1/(1 + T(s))$. If the loop gain $T(s)$ is large in magnitude, then the reduction can be substantial. Hence, the output voltage variation v resulting from a given v_g variation is attenuated by the feedback loop.




Fig. 9.4 Voltage regulator system small-signal model: (a) with converter equivalent circuit; (b) complete block diagram

Equation (9.4) also predicts that the converter output impedance is reduced, from $Z_{out}(s)$ to

$$\left. \frac{\hat{v}(s)}{-\hat{i}_{load}(s)} \right|_{\begin{subarray}{l} \hat{v}_g=0 \\ \hat{v}_{ref}=0 \end{subarray}} = \frac{Z_{out}(s)}{1 + T(s)} \quad (9.6)$$

So the feedback loop also reduces the converter output impedance by a factor of $1/(1 + T(s))$, and the influence of load current variations on the output voltage is reduced.

9.2.2 Feedback Causes the Transfer Function from the Reference Input to the Output to Be Insensitive to Variations in the Gains in the Forward Path of the Loop

According to Eq. (9.4), the closed-loop transfer function from v_{ref} to v is

$$\frac{\hat{v}(s)}{\hat{v}_{ref}(s)} \Bigg|_{\begin{subarray}{l} \hat{v}_g=0 \\ \hat{i}_{load}=0 \end{subarray}} = \frac{1}{H(s)} \frac{T(s)}{1 + T(s)} \quad (9.7)$$

If the loop gain is large in magnitude, that is, $\|T\| \gg 1$, then $(1 + T) \approx T$ and $T/(1 + T) \approx T/T = 1$. The transfer function then becomes

$$\frac{\hat{v}(s)}{\hat{v}_{ref}(s)} \approx \frac{1}{H(s)} \quad (9.8)$$

which is independent of $G_c(s)$, V_M , and $G_{vd}(s)$. So provided that the loop gain is large in magnitude, then variations in $G_c(s)$, V_M , and $G_{vd}(s)$ have negligible effect on the output voltage. Of course, in the dc regulator application, $v_{ref}(t)$ is constant and $\hat{v}_{ref} = 0$. But Eq. (9.8) applies equally well to the dc values. For example, if the system is linear, then we can write

$$\frac{V}{V_{ref}} = \frac{1}{H(0)} \frac{T(0)}{1 + T(0)} \approx \frac{1}{H(0)} \quad (9.9)$$

So to make the dc output voltage V accurately follow the dc reference V_{ref} , we need only ensure that the dc sensor gain $H(0)$ and dc reference V_{ref} are well known and accurate, and that $T(0)$ is large. Precision resistors are normally used to realize H , but components with tightly controlled values need not be used in G_c , the pulse-width modulator, or the power stage. The sensitivity of the output voltage to the gains in the forward path is reduced, while the sensitivity of v to the feedback gain H and the reference input v_{ref} is increased.

9.3 Construction of the Important Quantities $1/(1 + T)$ and $T/(1 + T)$ and the Closed-Loop Transfer Functions

The transfer functions in Eqs. (9.4) to (9.9) can be easily constructed using the algebra-on-the-graph method [81]. Let us assume that we have analyzed the blocks in our feedback system, and have plotted the Bode diagram of $\|T(s)\|$. To use a concrete example, suppose that the result is given in Fig. 9.5, for which $T(s)$ is

$$T(s) = T_0 \frac{\left(1 + \frac{s}{\omega_z}\right)}{\left(1 + \frac{s}{Q\omega_{p1}} + \left(\frac{s}{\omega_{p1}}\right)^2\right)\left(1 + \frac{s}{\omega_{p2}}\right)} \quad (9.10)$$

This example appears somewhat complicated. But the loop gains of practical voltage regulators are often even more complex, and may contain four, five, or more poles. Evaluation of Eqs. (9.5)




Fig. 9.5 Magnitude of the loop gain example, Eq. (9.10)

to (9.7), to determine the closed-loop transfer functions, requires quite a bit of work. The loop gain T must be added to 1, and the resulting numerator and denominator must be refactored. Using this approach, it is difficult to obtain physical insight into the relationship between the closed-loop transfer functions and the loop gain. In consequence, design of the feedback loop to meet specifications is difficult.

Using the algebra-on-the-graph method, the closed-loop transfer functions can be constructed by inspection, and hence the relation between these transfer functions and the loop gain becomes obvious. Let us first investigate how to plot $\|T/(1+T)\|$. It can be seen from Fig. 9.5 that there is a frequency f_c , called the “crossover frequency,” where $\|T\| = 1$. At frequencies less than f_c , $\|T\| > 1$; indeed, $\|T\| \gg 1$ for $f \ll f_c$. Hence, at low frequency, $(1+T) \approx T$, and $T/(1+T) \approx T/T = 1$. At frequencies greater than f_c , $\|T\| < 1$, and $\|T\| \ll 1$ for $f \gg f_c$. So at high frequency, $(1+T) \approx 1$ and $T/(1+T) \approx T/1 = T$. So we have

$$\frac{T}{1+T} \approx \begin{cases} 1 & \text{for } \|T\| \gg 1 \\ T & \text{for } \|T\| \ll 1 \end{cases} \quad (9.11)$$

The asymptotes corresponding to Eq. (9.11) are relatively easy to construct. The low-frequency asymptote, for $f < f_c$, is 1 or 0 dB. The high-frequency asymptotes, for $f > f_c$, follow T . The result is shown in Fig. 9.6.

So at low frequency, where $\|T\|$ is large, the reference-to-output transfer function is

$$\frac{\hat{v}(s)}{\hat{v}_{ref}(s)} = \frac{1}{H(s)} \frac{T(s)}{1+T(s)} \approx \frac{1}{H(s)} \quad (9.12)$$

This is the desired behavior, and the feedback loop works well at frequencies where $\|T\|$ is large. At high frequency ($f \gg f_c$) where $\|T\|$ is small, the reference-to-output transfer function is

$$\frac{\hat{v}(s)}{\hat{v}_{ref}(s)} = \frac{1}{H(s)} \frac{T(s)}{1+T(s)} \approx \frac{T(s)}{H(s)} = \frac{G_c(s)G_{vd}(s)}{V_M} \quad (9.13)$$




Fig. 9.6 Graphical construction of the asymptotes of $\|T/(1+T)\|$. Exact curves are omitted

This is not the desired behavior; in fact, this is the gain with the feedback connection removed ($H \rightarrow 0$). At high frequencies, the feedback loop is unable to reject the disturbance because the bandwidth of T is limited. The reference-to-output transfer function can be constructed on the graph by multiplying the $T/(1+T)$ asymptotes of Fig. 9.6 by $1/H$.

Thus, the crossover frequency f_c represents the bandwidth of the feedback system, and within this bandwidth the closed-loop behavior is improved. Further, it can be observed from Fig. 9.6 that feedback moves the poles of the system: T contains two poles at frequency f_{p1} that are not present in $T/(1+T)$, and instead $T/(1+T)$ contains a pole at frequency f_c . It can be shown that one of the poles of T is moved from frequency f_{p1} to approximately f_z , where it cancels the zero. The second pole at f_{p1} is moved to approximately f_c . Figure 9.6 illustrates how, within the bandwidth of the feedback loop, the frequencies of the poles are increased and their Q -factors are changed.

We can plot the asymptotes of $\|1/(1+T)\|$ using similar arguments. At low frequencies where $\|T\| \gg 1$, then $(1+T) \approx T$, and hence $1/(1+T) \approx 1/T$. At high frequencies where $\|T\| \ll 1$, then $(1+T) \approx 1$ and $1/(1+T) \approx 1$. So we have

$$\frac{1}{1+T(s)} \approx \begin{cases} \frac{1}{T(s)} & \text{for } \|T\| \gg 1 \\ 1 & \text{for } \|T\| \ll 1 \end{cases} \quad (9.14)$$

The asymptotes for the $T(s)$ example of Fig. 9.5 are plotted in Fig. 9.7.

At low frequencies where $\|T\|$ is large, the disturbance transfer function from v_g to v is

$$\frac{\hat{v}(s)}{\hat{v}_g(s)} = \frac{G_{vg}(s)}{1+T(s)} \approx \frac{G_{vg}(s)}{T(s)} \quad (9.15)$$

Again, $G_{vg}(s)$ is the original transfer function, with no feedback. The closed-loop transfer function has magnitude reduced by the factor $1/\|T\|$. So if, for example, we want to reduce this transfer function by a factor of 20 at 120 Hz, then we need a loop gain $\|T\|$ of at least $20 \Rightarrow 26 \text{ dB}$ at 120 Hz. The disturbance transfer function from v_g to v can be constructed on the graph, by multiplying the asymptotes of Fig. 9.7 by the asymptotes for $G_{vg}(s)$.




Fig. 9.7 Graphical construction of $\|1/(1+T)\|$

Similar arguments apply to the output impedance. The closed-loop output impedance at low frequencies is

$$\frac{\hat{v}(s)}{-\hat{i}_{load}(s)} = \frac{Z_{out}(s)}{1+T(s)} \approx \frac{Z_{out}(s)}{T(s)} \quad (9.16)$$

The output impedance is also reduced in magnitude by a factor of $1/\|T\|$ at frequencies below the crossover frequency.

At high frequencies ($f > f_c$) where $\|T\|$ is small, then $1/(1+T) \approx 1$, and

$$\begin{aligned} \frac{\hat{v}(s)}{\hat{v}_g(s)} &= \frac{G_{vg}(s)}{1+T(s)} \approx G_{vg}(s) \\ \frac{\hat{v}(s)}{-\hat{i}_{load}(s)} &= \frac{Z_{out}(s)}{1+T(s)} \approx Z_{out}(s) \end{aligned} \quad (9.17)$$

This is the same as the original disturbance transfer function and output impedance. So the feedback loop has essentially no effect on the disturbance transfer functions at frequencies above the crossover frequency.

Figure 9.8a illustrates an example of a buck converter having a loop gain $T(s)$ given by

$$T(s) = H(s)G_{vd}(s)/V_M \quad (9.18)$$

This simple example contains no compensator. The $L-C$ filter of the buck converter introduces resonant poles at frequency $f = f_{p1}$, and the capacitor equivalent series resistance R_C leads to a zero at frequency f_z . The feedback sensor block $H(s)$ contains a high-frequency pole at $f = f_{p2}$. Hence, this example exhibits a loop gain $T(s)$ identical to Eq. (9.10); let us assume that the element values lead to the magnitude plotted in Fig. 9.5. Hence, the quantity $\|1/(1+T)\|$ is given by the plot of Fig. 9.7.




Fig. 9.8 Construction of the closed-loop output impedance of a simple buck regulator: (a) feedback system, (b) open-loop (solid line) and closed-loop (dashed line) output impedance asymptotes

We can construct the Bode plot of the open-loop output impedance Z_{out} by setting \hat{v}_g and \hat{d} to zero in Fig. 9.8a and then finding the impedance between the output terminals; the result is:

$$Z_{out}(s) = sL \left\| R \right\| \left(R_C + \frac{1}{sC} \right) \quad (9.19)$$

The approximate Bode diagram of the open-loop output impedance is constructed in Fig. 9.8b, for the typical case with $R_C \ll R$. The closed-loop output impedance is next constructed by multiplying the open-loop output impedance of Fig. 9.8b by the $\|1/(1+T)\|$ asymptotes of Fig. 9.7, with the result illustrated in Fig. 9.8b. At frequencies greater than the crossover frequency f_c ,

the output impedance is unaffected by the feedback loop. At frequencies immediately below f_c , the feedback loop reduces the output impedance and the $\|1/(1 + T)\|$ term introduces a +20 dB/decade slope to $\|Z_{out}/(1 + T)\|$. At $f = f_z$, the zero of Z_{out} is cancelled by the pole of $1/(1 + T)$, and hence no change in slope is observed in the closed-loop output impedance plot. Likewise, at $f = f_{p1}$, the resonant poles of Z_{out} are cancelled by the resonant zeroes of $1/(1 + T)$, and again there is no change in the slope of $\|Z_{out}/(1 + T)\|$. These cancellations occur because the power stage circuit introduces the same poles into $G_{vd}(s)$ and $Z_{out}(s)$.

Another example is given later in this chapter, in which a feedback compensator circuit introduces poles and zeroes into $T(s)$ that are not present in $Z_{out}(s)$. As a result, the closed-loop output impedance exhibits poles and zeroes induced by the compensator dynamics within $\|1/(1 + T)\|$.

9.4 Stability

It is well known that adding a feedback loop can cause an otherwise stable system to become unstable. Even though the transfer functions of the original converter, Eq. (9.1), as well as of the loop gain $T(s)$, contain no right half-plane poles, it is possible for the closed-loop transfer functions of Eq. (9.4) to contain right half-plane poles. The feedback loop then fails to regulate the system at the desired quiescent operating point, and oscillations are usually observed. It is important to avoid this situation. And even when the feedback system is stable, it is possible for the transient response to exhibit undesirable ringing and overshoot. The stability problem is discussed in this section, and a method for ensuring that the feedback system is stable and well-behaved is explained.

When feedback destabilizes the system, the denominator $(1+T(s))$ terms in Eq. (9.4) contain roots in the right half-plane (i.e., with positive real parts). If $T(s)$ is a rational fraction, that is, the ratio $N(s)/D(s)$ of two polynomial functions $N(s)$ and $D(s)$, then we can write

$$\begin{aligned} \frac{T(s)}{1 + T(s)} &= \frac{\frac{N(s)}{D(s)}}{1 + \frac{N(s)}{D(s)}} = \frac{N(s)}{N(s) + D(s)} \\ \frac{1}{1 + T(s)} &= \frac{1}{1 + \frac{N(s)}{D(s)}} = \frac{D(s)}{N(s) + D(s)} \end{aligned} \quad (9.20)$$

So $T(s)/(1+T(s))$ and $1/(1+T(s))$ contain the same poles, given by the roots of the polynomial $(N(s) + D(s))$. A brute-force test for stability is to evaluate $(N(s) + D(s))$, and factor the result to see whether any of the roots have positive real parts. However, for all but very simple loop gains, this involves a great deal of work. A more illuminating method is given by the Nyquist stability theorem, in which the number of right half-plane roots of $(N(s) + D(s))$ can be determined by testing $T(s)$ [82, 83]. This theorem is discussed in Sect. 9.4.2. Often, a special case of the theorem known as the phase margin test is sufficient for designing most voltage regulators; the simpler phase margin test is discussed first.

9.4.1 The Phase Margin Test

The crossover frequency f_c is defined as the frequency where the magnitude of the loop gain is unity:

$$\|T(j2\pi f_c)\| = 1 \Rightarrow 0 \text{ dB} \quad (9.21)$$

To compute the phase margin φ_m , the phase of the loop gain T is evaluated at the crossover frequency, and 180° is added. Hence,

$$\varphi_m = 180^\circ + \angle T(j2\pi f_c) \quad (9.22)$$

If there is exactly one crossover frequency, and if the loop gain $T(s)$ contains no right half-plane poles, then the quantities $1/(1 + T)$ and $T/(1 + T)$ contain no right half-plane poles when the defined in Eq. (9.22) is positive. Thus, using a simple test on $T(s)$, we can determine the stability of $T/(1 + T)$ and $1/(1 + T)$. This is an easy-to-use design tool—we simply ensure that the phase of T is greater than -180° at the crossover frequency.

When there are multiple crossover frequencies, the phase margin test may be ambiguous. Also, when T contains right half-plane poles (i.e., the original open-loop system is unstable), then the phase margin test cannot be used. In either case, the more general Nyquist stability theorem (Sect. 9.4.2) must be employed.

The loop gain of a typical stable system is shown in Fig. 9.9. It can be seen that $\angle T(j2\pi f_c) = -112^\circ$. Hence, $\varphi_m = 180^\circ - 112^\circ = +68^\circ$. Since the phase margin is positive, $T/(1 + T)$ and $1/(1 + T)$ contain no right half-plane poles, and the feedback system is stable.

The loop gain of an unstable system is sketched in Fig. 9.10. For this example, $\angle T(j2\pi f_c) = -230^\circ$. The phase margin is $\varphi_m = 180^\circ - 230^\circ = -50^\circ$. The negative phase margin implies that $T/(1 + T)$ and $1/(1 + T)$ each contain at least one right half-plane pole.




Fig. 9.9 Magnitude and phase of the loop gain of a stable system. The phase margin φ_m is positive




Fig. 9.10 Magnitude and phase of the loop gain of an unstable system. The phase margin φ_m is negative

9.4.2 The Nyquist Stability Criterion

The *Nyquist Stability Criterion* is a rigorous and general technique to evaluate stability of a closed-loop system, based on its loop gain. This technique determines the number of poles of the closed-loop transfer functions $T/(1+T)$ and $1/(1+T)$ that lie in the right half of the complex s -plane, based on a plot of the loop gain $T(s)$ that can be derived from its Bode plot. The phase margin test of Sect. 9.4.1 is based on the Nyquist plot, and is a useful but not entirely general test for stability. In some cases, including several encountered later in this textbook, the more general Nyquist stability test must be employed.

The Nyquist Stability Criterion is based on the conformal mapping of a contour Γ that encloses the right half (positive real portion) of the complex s -plane. The contour is mapped through the loop gain transfer function $T(s)$. Encirclements of the -1 point by the mapped contour are employed to count the number of right half-plane poles that are present in the closed-loop transfer functions. The subsections below present a derivation, the precise rules for application, and some important examples.

The Principle of the Argument

Let us consider a transfer function $T(s)$ having a zero at $s = s_1$:

$$T(s) = (s - s_1) \quad (9.23)$$

Let us also consider a closed contour Γ in the complex s -plane that encircles the point s_1 as illustrated in Fig. 9.11a. The complex variable s is varied to follow the path Γ , beginning at some point a and proceeding around the contour in the clockwise direction through points b , c , and back to a . For the example $T(s)$ of Eq. (9.23), the value of $T(s)$ at some point s is seen to be the vector extending from s_1 to s , having magnitude and phase as illustrated in Fig. 9.11a.




Fig. 9.11 Principle of the argument, example 1: (a) a closed contour Γ in the complex s plane, (b) mapping of the contour Γ through the transfer function $T(s)$ of Eq. (9.23), (c) variation of the phase of $T(s)$, as s varies around the contour Γ

As sketched in Fig. 9.11c, at $s = a$ the phase $\angle T$ is 0° . As s varies along the contour, through b , c , and then back to a , the phase $\angle T$ decreases, and becomes -360° after one complete traverse of contour Γ . This net phase change of -360° indicates that the zero at s_1 lies inside contour Γ .

Figure 9.11b contains a plot of $T(s)$ as s varies around the contour Γ ; the magnitude $\|T\|$ and phase $\angle T$ are identified and are identical to the quantities identified in Fig. 9.11a. This plot is a *conformal mapping* of the contour Γ through the transfer function $T(s)$; conformal mappings preserve local angles. The mapped contour $T(\Gamma)$ encircles the origin of the $T(s)$ plane, as indicated by the net change of -360° in $\angle T(s)$.

Figure 9.12a illustrates a second contour Γ' that does not enclose the zero of $T(s)$ at s_1 . As illustrated in Fig. 9.12c, after one complete traverse of contour Γ' , the net change in $\angle T$ is zero. The mapped contour $T(\Gamma')$ is illustrated in Fig. 9.12b; this contour does not encircle the origin of the $T(s)$ plane.

The phase of a complex function is sometimes referred to as its *argument*. Cauchy's principle of the argument tells us that when the closed contour Γ encloses the zero s_1 , then the phase $\angle T(s)$ exhibits a net change of -360° as s traverses Γ once in the clockwise direction. This is equivalent to saying that the mapped contour $T(\Gamma)$ encircles the origin of the T plane.

Next let us consider a transfer function $T(s)$ that contains multiple poles and zeroes:

$$T(s) = T_{ref} \frac{(s - z_1)(s - z_2)\dots}{(s - p_1)(s - p_2)\dots} \quad (9.24)$$

As usual, we can express the phase of $T(s)$ as a sum of terms that arise from each zero or pole, as follows:




Fig. 9.12 Principle of the argument, example 2: (a) a closed contour Γ' in the complex s plane, (b) mapping of the contour Γ' through the transfer function $T(s)$ of Eq. (9.23), (c) variation of the phase of $T(s)$, as s varies around the contour Γ' . Since the zero at $s = s_1$ does not lie inside contour Γ' , there is no net change in the phase of T , and the mapped contour $T(\Gamma')$ does not encircle the origin of the T plane

$$\angle T(s) = \angle(s - z_1) + \angle(s - z_2) + \dots - \angle(s - p_1) - \angle(s - p_2) - \dots \quad (9.25)$$

We can again define a closed contour Γ in the complex s plane, and examine how the phase $T(s)$ changes as s traverses the contour once in the clockwise direction. Each zero of $T(s)$ that lies inside the contour will cause a net change of -360° in $\angle T$, and each pole of $T(s)$ lying inside the contour will cause a net change of $+360^\circ$ in $\angle T$. If a total of Z zeroes and P poles lie inside the contour Γ , then $\angle T$ will exhibit a net phase shift of $-N360^\circ$, where

$$N = Z - P \quad (9.26)$$

The mapped contour $T(\Gamma)$ will encircle the origin of the $T(s)$ plane N times in the clockwise direction.

Thus, the principle of the argument provides us with a tool to determine the number of poles and zeroes that lie inside a contour Γ .

The Nyquist Contour

It is desired to determine whether the closed-loop transfer functions of Eq. (9.20) contain unstable poles that lie in the right half of the complex plane. To accomplish this, we can define a contour Γ that encloses the complete right half-plane, then employ the principle of the argument to test the number of closed-loop poles that are enclosed by this contour.




Fig. 9.13 The Nyquist contour, which encloses the right half of the complex s plane

Figure 9.13 illustrates a contour Γ called the *Nyquist contour*. This contour is traversed in the clockwise direction, and the region enclosed to the right of the contour is the right half of the complex s plane. The Nyquist contour is comprised of three parts. Segment Γ_A is the positive part of the imaginary axis, in which

$$s = j\omega \quad \text{with} \quad \omega \in (0, \infty) \quad (9.27)$$

Segment Γ_B can be chosen to be a semicircular arc that lies to the right of all closed-loop poles, defined as follows:

$$s = Re^{j\theta} \quad \text{with} \quad R \rightarrow \infty \quad \text{and} \quad \theta \in (+90^\circ, -90^\circ) \quad (9.28)$$

Segment Γ_C is the negative part of the imaginary axis, in which

$$s = -j\omega \quad \text{with} \quad \omega \in (\infty, 0) \quad (9.29)$$

Segment Γ_C is the complex conjugate of segment Γ_A .

If a transfer function $F(s)$ contains Z zeroes and P poles in the right half of the complex plane, then the mapping $F(\Gamma)$ of the Nyquist contour will encircle the origin of the $F(s)$ plane $N = (Z - P)$ times.

Stability Test

The closed-loop transfer functions of Eq. (9.20) contain the denominator polynomial $N(s) + D(s)$, whose roots are the closed-loop poles. It is desired to test whether this polynomial contains roots in the right half of the complex s -plane. Note from Eq. (9.20) that these roots are the zeroes of the quantity $(1 + T(s))$, and additionally that the poles of $(1 + T(s))$ coincide with the poles of $T(s)$. Hence we could map the Nyquist contour of Fig. 9.13 through the transfer function $(1 + T(s))$, and evaluate the number of encirclements of the origin.

In the complex plane, the quantity $(1 + T(s))$ is simply equal to the quantity $T(s)$ shifted to the right by one unit. If the mapped Nyquist contour $(1 + T(\Gamma))$ encircles the origin, then the contour $T(\Gamma)$ encircles the -1 point. So one could map the Nyquist contour Γ of Fig. 9.13 through the loop gain $T(s)$ and count the number of encirclements N of the -1 point by $T(\Gamma)$. The number of encirclements N is related to the number of poles in the right half-plane according to $N = Z - P$,

where Z is the number of right half-plane poles of the closed-loop gains $T/(1+T)$ or $1/(1+T)$, and P is the number of right half-plane poles present in the original loop gain $T(s)$.

If the original open-loop system is stable, so that $T(s)$ contains no right half-plane poles, then $P = 0$. In this common case $N = Z$: the number of encirclements of the -1 point by $T(\Gamma)$ is equal to the number of right half-plane closed-loop poles in $T/(1+T)$ or $1/(1+T)$.

A Basic Example

As a first example, let us consider a loop gain $T(s)$ having three poles:

$$T(s) = \frac{T_0}{\left(1 + \frac{s}{\omega_1}\right)\left(1 + \frac{s}{\omega_2}\right)\left(1 + \frac{s}{\omega_3}\right)} \quad (9.30)$$

The magnitude and phase Bode plot of $T(s)$ is sketched in Fig. 9.14 for some specific values of T_0 , ω_1 , ω_2 , and ω_3 . For this example, $T(s)$ exhibits a crossover frequency ω_c with phase margin φ_m as illustrated.

Figure 9.15a illustrates the first part of the Nyquist plot, in which segment Γ_A defined by Eq. (9.27) is mapped through the loop gain. Since $s = j\omega$ along Γ_A , this amounts to a polar plot of $T(j\omega)$ that corresponds to the magnitude and phase data of the Bode plot in Fig. 9.14. At $\omega = 0$, the loop gain has magnitude T_0 and phase 0° , so that the Nyquist plot begins on the positive real axis at $T = T_0$. As ω increases, the magnitude decreases and the phase becomes negative as illustrated.

At the crossover frequency f_c , the loop gain has magnitude 1 and phase $(-180^\circ + \varphi_m)$. The contour $T(j\omega)$ crosses the unit circle at this point, as illustrated in Fig. 9.15a. At frequencies above f_c the magnitude continues to decrease, and the contour $T(j\omega)$ tends towards the origin.

The second portion of the Nyquist contour Γ_B is defined by Eq. (9.28). To evaluate how the loop gain $T(s)$ maps the contour Γ_B , we first substitute $s = Re^{j\theta}$ into Eq. (9.30):




Fig. 9.14 Bode plot of loop gain $T(s)$ for the example of Eq. (9.30)




Fig. 9.15 Nyquist plot for the loop gain of Fig. 9.14: (a) mapping of the contour Γ_A through the loop gain $T(s)$, (b) mapping of the complete Nyquist contour through the loop gain $T(s)$

$$T(Re^{j\theta}) = \frac{T_0}{\left(1 + \frac{Re^{j\theta}}{\omega_1}\right)\left(1 + \frac{Re^{j\theta}}{\omega_2}\right)\left(1 + \frac{Re^{j\theta}}{\omega_3}\right)} \quad (9.31)$$

Next, we let $R \rightarrow \infty$. This causes the denominator of Eq. (9.31) to tend to infinity in magnitude, which causes the magnitude of T to tend to zero. This portion of the Nyquist plot collapses to the origin.

The third portion of the Nyquist plot involves mapping the segment Γ_C defined by Eq. (9.29) through the loop gain $T(s)$. This portion of the Nyquist contour is a polar plot of $T(-j\omega)$, which is the complex conjugate of $T(j\omega)$. Hence this plot is easily sketched by reflecting the $T(j\omega)$ plot about the real axis, as illustrated in Fig. 9.15b.

We can now determine the number of encirclements of the -1 point by $T(\Gamma)$. Examination of Fig. 9.15b shows that the -1 point lies outside the contour $T(\Gamma)$ and hence there are no encirclements: $N = 0$. Since the original loop gain $T(s)$ contains no right half-plane poles, $P = 0$. According to Eq. (9.26), $Z = 0$ so the closed-loop transfer functions contain no right half-plane poles, and the feedback loop is stable.

If the phase margin φ_m identified in Fig. 9.14 had been negative, then the contour $T(\Gamma)$ would appear as illustrated in Fig. 9.16. The plot of $T(j\omega)$ crosses the unit circle in the third quadrant. In this case, the Nyquist plot of Fig. 9.16b encircles the -1 point twice: $N = 2$. Hence $Z = 2$ and the closed-loop transfer functions contain two RHP poles. The feedback loop is unstable. For this example, the original $T(s)$ contained three poles in the left half of the complex s -plane; in the closed-loop transfer function $T/(1 + T)$, two of these poles have moved into the right half-plane, while one pole remains in the left half of the complex s -plane.

Example 2: Three Crossover Frequencies

As a second example, let us consider a loop gain having a low-frequency real pole at $f = f_1$, and higher-frequency resonant poles at frequency $f = f_2$ that is just beyond the (first) crossover frequency:

$$T(s) = \frac{T_0}{\left(1 + \frac{s}{\omega_1}\right)\left(1 + \frac{s}{Q\omega_2} + \left(\frac{s}{\omega_2}\right)^2\right)} \quad (9.32)$$




Fig. 9.16 Nyquist plot for an unstable system: (a) mapping of the contour Γ_A through the loop gain $T(s)$, with negative phase margin φ_m , (b) mapping of the complete Nyquist contour through the loop gain $T(s)$




Fig. 9.17 Bode plot of loop gain $T(s)$ for the example of Eq. (9.32). The loop gain exhibits three crossover frequencies

A Bode plot of the loop gain for this case is illustrated in Fig. 9.17. The resonant poles at f_2 cause the magnitude of T increase above 0 dB in the vicinity of f_2 . Consequently, there are three crossover frequencies (designated 1, 2, and 3). We could associate a phase margin with each crossover frequency; for the plot of Fig. 9.17, the phase margins associated with crossover frequencies 1 and 2 are positive, while the phase margin associated with crossover frequency 3 is negative. Hence the simple phase margin test is ambiguous, and it is necessary to sketch the Nyquist plot to correctly determine whether this loop gain leads to a stable system.

Figure 9.18 contains the Nyquist plot corresponding to the Bode plot of Fig. 9.17. Figure 9.18a contains the mapped contour $T(\Gamma_A) = T(j\omega)$, with crossover points 1, 2, and 3 identified. Figure 9.18b contains the mapping of the complete Nyquist contour. It can be seen that




Fig. 9.18 Nyquist plot for the example having three crossover frequencies (Fig. 9.17): (a) mapping of the contour Γ_A through the loop gain $T(s)$, (b) mapping of the complete Nyquist contour through the loop gain $T(s)$

the -1 point is encircled twice. Hence, the closed-loop transfer functions contain two poles in the right half of the complex plane, and this feedback system is unstable.

Example 3: Integrator in Feedback Loop

If the Nyquist contour Γ passes through one or more singularities of the loop gain $T(s)$, then the conformal mapping property is lost, and the arguments of the above sections no longer apply. This case can occur when the loop gain $T(s)$ contains one or more poles lying on the imaginary axis. A common example is the use of an integrator in the compensator (see Sect. 9.5.2), leading to a pole at the origin. An example of a loop gain containing a pole at the origin is:

$$T(s) = \frac{1}{\left(\frac{s}{\omega_0}\right)\left(1 + \frac{s}{\omega_1}\right)\left(1 + \frac{s}{\omega_2}\right)} \quad (9.33)$$

The corner frequencies ω_0 , ω_1 , and ω_2 are positive and real in this example. This special case can be handled by redefining the Nyquist contour of Fig. 9.13 as illustrated in Fig. 9.19. A fourth segment Γ_D is added, to jog the contour around the singularity. Segment Γ_D is defined to be a semicircular arc as follows:

$$s = \epsilon e^{j\theta} \quad \text{with} \quad \epsilon \rightarrow 0 \quad \text{and} \quad \theta \in (-90^\circ, +90^\circ) \quad (9.34)$$

The loop gain $T(s)$ of Eq. (9.33) contains no poles inside the modified Nyquist contour of Fig. 9.19. Hence the number of right half-plane poles of the closed-loop transfer function $T/(1 + T)$ is equal to the number of encirclements of the -1 point by the mapped modified Nyquist contour $T(\Gamma)$.

The magnitude and phase Bode plot of $T(s)$ is sketched in Fig. 9.20 for some specific values of ω_0 , ω_1 , and ω_2 . For this example, $T(s)$ exhibits a crossover frequency f_c with phase margin φ_m as illustrated.

Figure 9.21a illustrates the first part of the Nyquist plot, in which segment Γ_A is mapped through the loop gain $T(s)$. Along this segment, $s = j\omega$ with ω varying from $\epsilon (\rightarrow 0)$ to ∞ .

Fig. 9.19 Modification of the Nyquist contour to handle the special case in which the loop gain includes a pole at the origin. Segment Γ_D defined by Eq. (9.34) routes the Nyquist contour around the pole at $s = 0$. The locations of poles of Eq. (9.33) are marked \times





Fig. 9.20 Bode plot of loop gain $T(s)$ for the example of Eq. (9.33)

Segment Γ_B is again defined by Eq. (9.28), and this segment again maps to the origin. Segment Γ_C is the complex conjugate of Γ_B . The mapping of contours Γ_A , Γ_B , and Γ_C through the loop gain $T(s)$ is illustrated in Fig. 9.21b. It can be seen that this contour is not closed; to complete the mapped contour, Γ_D must be incorporated.

Substitution of the mapping defined by Eq. (9.34) into the loop gain of Eq. (9.33) leads to:

$$T(\epsilon e^{j\theta}) = \frac{1}{\left(\frac{\epsilon e^{j\theta}}{\omega_0}\right)\left(1 + \frac{\epsilon e^{j\theta}}{\omega_1}\right)\left(1 + \frac{\epsilon e^{j\theta}}{\omega_2}\right)} \quad (9.35)$$

As ϵ tends to zero, the pole terms associated with the corner frequencies ω_1 and ω_2 tend to 1. Equation (9.35) then reduces to

$$T(\epsilon e^{j\theta}) = \frac{\omega_0 e^{-j\theta}}{\epsilon} \quad (9.36)$$

As ϵ tends to zero, the magnitude of Eq. (9.36) tends to infinity. As θ varies from -90° to $+90^\circ$, the phase of the mapped contour varies from $+90^\circ$ to -90° . The complete contour is




Fig. 9.21 Nyquist plot for the example of an integrator in the feedback loop (Fig. 9.20): (a) mapping of the contour Γ_A through the loop gain $T(s)$, (b) mapping of the contours Γ_A , Γ_B , and Γ_C through the loop gain $T(s)$, (c) mapping of complete modified Nyquist contour

illustrated in Fig. 9.21c. It can be seen that the mapped contour is now closed, and that there are no encirclements of the -1 point provided that the phase margin is positive. The contour of Fig. 9.21c represents a stable system.

Summary: Nyquist Stability Criterion

Thus, the Nyquist stability criterion is closely related to the Bode plot of the loop gain. The segment Γ_A corresponds to letting $s = j\omega$, and the mapping of Γ_A through the loop gain $T(s)$ constitutes a polar plot of $T(j\omega)$. The number of right half-plane poles of the closed-loop transfer functions $T/(1+T)$ and $1/(1+T)$ is rigorously discerned via determination of the number of encirclements of the -1 point by the Nyquist contour mapped through the loop gain $T(s)$. This explains the origins of the phase margin test, and also provides a stability test for more complex cases such as loop gains having multiple crossover frequencies.

9.4.3 The Relationship Between Phase Margin and Closed-Loop Damping Factor

How much phase margin is necessary? Is a worst-case phase margin of 1° satisfactory? Of course, good designs should have adequate design margins, but there is another important reason why additional phase margin is needed. A small phase margin (in T) causes the closed-loop transfer functions $T/(1 + T)$ and $1/(1 + T)$ to exhibit resonant poles with high Q in the vicinity of the crossover frequency. The system transient response exhibits overshoot and ringing. As the phase margin is reduced these characteristics become worse (higher Q , longer ringing) until, for $\varphi_m \leq 0^\circ$, the system becomes unstable.

Let us consider a loop gain $T(s)$ which is well-approximated, in the vicinity of the crossover frequency, by the following function:

$$T(s) = \frac{1}{\left(\frac{s}{\omega_0}\right)\left(1 + \frac{s}{\omega_2}\right)} \quad (9.37)$$

Magnitude and phase asymptotes are plotted in Fig. 9.22. This function is a good approximation near the crossover frequency for many common loop gains, in which $\|T\|$ approaches unity gain with a -20 dB/decade slope, with an additional pole at frequency $f_2 = \omega_2/2\pi$. Any additional poles and zeroes are assumed to be sufficiently far above or below the crossover frequency, such that they have negligible effect on the system transfer functions near the crossover frequency.

Note that, as $f_2 \rightarrow \infty$, the phase margin φ_m approaches 90° . As $f_2 \rightarrow 0$, $\varphi_m \rightarrow 0^\circ$. So as f_2 is reduced, the phase margin is also reduced. Let's investigate how this affects the closed-loop response via $T/(1 + T)$. We can write

$$\frac{T(s)}{1 + T(s)} = \frac{1}{1 + \frac{1}{T(s)}} = \frac{1}{1 + \frac{s}{\omega_0} + \frac{s^2}{\omega_0 \omega_2}} \quad (9.38)$$




Fig. 9.22 Magnitude and phase asymptotes for the loop gain T of Eq. (9.37)

using Eq. (9.37). By putting this into the standard normalized quadratic form, one obtains

$$\frac{T(s)}{1+T(s)} = \frac{1}{1 + \frac{s}{Q\omega_c} + \left(\frac{s}{\omega_c}\right)^2} \quad (9.39)$$

where

$$\begin{aligned}\omega_c &= \sqrt{\omega_0\omega_2} = 2\pi f_c \\ Q &= \frac{\omega_0}{\omega_c} = \sqrt{\frac{\omega_0}{\omega_2}}\end{aligned}$$

So the closed-loop response contains quadratic poles at f_c , the geometric mean of f_0 and f_2 . These poles have a low Q -factor when $f_0 \ll f_2$. In this case, we can use the low- Q approximation to estimate their frequencies:

$$\begin{aligned}Q\omega_c &= \omega_0 \\ \frac{\omega_c}{Q} &= \omega_2\end{aligned} \quad (9.40)$$

Magnitude asymptotes are plotted in Fig. 9.23 for this case. It can be seen that these asymptotes conform to the rules of Sect. 9.3 for constructing $T/(1+T)$ by the algebra-on-the-graph method.

Next consider the high- Q case. When the pole frequency f_2 is reduced, reducing the phase margin, then the Q -factor given by Eq. (9.39) is increased. For $Q > 0.5$, resonant poles occur at frequency f_c . The magnitude Bode plot for the case $f_2 < f_0$ is given in Fig. 9.24. The frequency f_c continues to be the geometric mean of f_2 and f_0 , and f_c now coincides with the crossover (unity-gain) frequency of the $\| T \|$ asymptotes. The exact value of the closed-loop gain $T/(1+T)$ at frequency f_c is equal to $Q = f_0/f_c$. As shown in Fig. 9.24, this is identical to the value of the low-frequency -20 dB/decade asymptote (f_0/f), evaluated at frequency f_c . It can be seen that the Q -factor becomes very large as the pole frequency f_2 is reduced.

The asymptotes of Fig. 9.24 also follow the algebra-on-the-graph rules of Sect. 9.3, but the deviation of the exact curve from the asymptotes is not predicted by the algebra-on-the-graph method.




Fig. 9.23 Construction of magnitude asymptotes of the closed-loop transfer function $T/(1+T)$, for the low- Q case




Fig. 9.24 Construction of magnitude asymptotes of the closed-loop transfer function $T/(1+T)$, for the high- Q case

These two poles with Q -factor appear in both $T/(1+T)$ and $1/(1+T)$. We need an easy way to predict the Q -factor. We can obtain such a relationship by finding the frequency at which the magnitude of T is exactly equal to unity. We then evaluate the exact phase of T at this frequency, and compute the phase margin. This phase margin is a function of the ratio f_0/f_2 , or Q^2 . We can then solve to find Q as a function of the phase margin. The result is

$$Q = \frac{\sqrt{\cos \varphi_m}}{\sin \varphi_m} \quad (9.41)$$

$$\varphi_m = \tan^{-1} \sqrt{\frac{1 + \sqrt{1 + 4Q^4}}{2Q^4}}$$

This function is plotted in Fig. 9.25, with Q expressed in dB. It can be seen that obtaining real poles ($Q < 0.5$) requires a phase margin of at least 76° . To obtain $Q = 1$, a phase margin of 52° is needed. The system with a phase margin of 1° exhibits a closed-loop response with very high Q ! With a small phase margin, $T(j\omega)$ is very nearly equal to -1 in the vicinity of the crossover frequency. The denominator $(1+T)$ then becomes very small, causing the closed-loop transfer functions to exhibit a peaked response at frequencies near the crossover frequency f_c .

Figure 9.25 is the result for the simple loop gain defined by Eq. (9.37). However, this loop gain is a good approximation for many other loop gains that are encountered in practice, in which $\|T\|$ approaches unity gain with a -20 dB/decade slope, with an additional pole at frequency f_2 . If all other poles and zeroes of $T(s)$ are sufficiently far above or below the crossover frequency, then they have negligible effect on the system transfer functions near the crossover frequency, and Fig. 9.25 gives a good approximation for the relationship between φ_m and Q .

Another common case is the one in which $\|T\|$ approaches unity gain with a -40 dB/decade slope, with an additional zero at frequency f_2 . As f_2 is increased, the phase margin is decreased and Q is increased. It can be shown that the relation between φ_m and Q is exactly the same, Eq. (9.41).




Fig. 9.25 Relationship between loop-gain phase margin φ_m and closed-loop peaking factor Q

A case where Fig. 9.25 fails is when the loop gain $T(s)$ contains three or more poles at or near the crossover frequency. The closed-loop response then also contains three or more poles near the crossover frequency, and these poles cannot be completely characterized by a single Q -factor. Additional work is required to find the behavior of the exact $T/(1+T)$ and $1/(1+T)$ near the crossover frequency, but nonetheless it can be said that a small phase margin leads to a peaked closed-loop response.

9.4.4 Transient Response vs. Damping Factor

One can solve for the unit-step response of the $T/(1+T)$ transfer function, by multiplying Eq. (9.39) by $1/s$ and then taking the inverse Laplace transform. The result for $Q > 0.5$ is

$$\hat{v}(t) = 1 + \frac{2Qe^{-\omega_c t/2Q}}{\sqrt{4Q^2 - 1}} \sin \left[\frac{\sqrt{4Q^2 - 1}}{2Q} \omega_c t + \tan^{-1}(\sqrt{4Q^2 - 1}) \right] \quad (9.42)$$

For $Q < 0.5$, the result is

$$\hat{v}(t) = 1 - \frac{\omega_2}{\omega_2 - \omega_1} e^{-\omega_1 t} - \frac{\omega_1}{\omega_1 - \omega_2} e^{-\omega_2 t} \quad (9.43)$$

with

$$\omega_1, \omega_2 = \frac{\omega_c}{2Q} (1 \pm \sqrt{1 - 4Q^2}) \quad (9.44)$$

These equations are plotted in Fig. 9.26 for various values of Q .




Fig. 9.26 Unit-step response of the second-order system, Eqs. (9.42) and (9.43), for various values of Q

According to Eq. (9.39), when $f_2 > 4f_0$, the Q -factor is less than 0.5, and the closed-loop response contains a low-frequency and a high-frequency real pole. The transient response in this case, Eq. (9.43), contains decaying-exponential functions of time, of the form

$$Ae^{(pole)t} \quad (9.45)$$

This is called the “overdamped” case. With very low Q , the low-frequency pole leads to a slow step response.

For $f_2 = 4f_0$, the Q -factor is equal to 0.5. The closed-loop response contains two real poles at frequency $2f_0$. This is called the “critically damped” case. The transient response is faster than in the overdamped case, because the lowest-frequency pole is at a higher frequency. This is the fastest response that does not exhibit overshoot. At $\omega_c t = \pi$ radians ($t = 1/2f_c$), the voltage has reached 82% of its final value. At $\omega_c t = 2\pi$ radians ($t = 1/f_c$), the voltage has reached 98.6% of its final value.

For $f_2 < 4f_0$, the Q -factor is greater than 0.5. The closed-loop response contains complex poles, and the transient response exhibits sinusoidal-type waveforms with decaying amplitude, Eq. (9.42). The rise time of the step response is faster than in the critically damped case, but the waveforms exhibit overshoot. The peak value of $v(t)$ is

$$\text{peak } \hat{v}(t) = 1 + e^{-\pi/\sqrt{4Q^2-1}} \quad (9.46)$$

This is called the “underdamped” case. A Q -factor of 1 leads to an overshoot of 16.3%, while a Q -factor of 2 leads to a 44.4% overshoot. Large Q -factors lead to overshoots approaching 100%.

The exact transient response of the feedback loop may differ from the plots of Fig. 9.26, because of additional poles and zeroes in T , and because of differences in initial conditions. Nonetheless, Fig. 9.26 illustrates how high- Q poles lead to overshoot and ringing. In most power applications, overshoot is unacceptable. For example, in a 3.3 V computer power supply, the voltage must not be allowed to overshoot to 5 or 6 volts when the supply is turned on—this would likely destroy all of the integrated circuits in the computer! So the Q -factor must be sufficiently low, often 0.5 or less, corresponding to a phase margin of at least 76°.

9.4.5 Load Step Response vs. Damping Factor

Usually we also are interested in the response of the output voltage to a step change in load current. Let us consider the case where the closed-loop output impedance can be well approximated by a second-order function of the form

$$Z_{out}(s) = \frac{\left(\frac{sR_0}{\omega_c}\right)}{1 + \frac{s}{Q\omega_c} + \left(\frac{s}{\omega_c}\right)^2} \quad (9.47)$$

This constitutes an effective parallel $R - L - C$ impedance having characteristic impedance R_0 , resonant frequency f_c , and Q -factor Q . Also consider that the load current takes a step change of magnitude I_0 , with the following Laplace transform:

$$\hat{i}_{load} = \frac{I_0}{s} \quad (9.48)$$

One can multiply Eqs. (9.47) and (9.48), and then invert the Laplace transform to derive an expression for the output voltage response $\hat{v}(t)$. For $Q < 0.5$, the result is:

$$\hat{v}(t) = -\frac{I_0 R_0 Q}{\sqrt{1 - 4Q^2}} \left(e^{-\omega_1 t} - e^{-\omega_2 t} \right) \quad (9.49)$$

with ω_1 and ω_2 defined as in Eq. (9.44). For the high- Q case $Q > 0.5$, the result is:

$$\hat{v}(t) = -\frac{I_0 R_0 2Q}{\sqrt{4Q^2 - 1}} e^{-\omega_c t/2Q} \sin\left(\frac{\sqrt{4Q^2 - 1}}{2Q} \omega_c t\right) \quad (9.50)$$

These equations are plotted in Fig. 9.27 for various values of Q and for $I_0 R_0 = 1$. For non-unity $I_0 R_0$, the curves can be multiplied by $I_0 R_0$: the peak deviation in $\hat{v}(t)$ is proportional to the magnitude of the current step I_0 multiplied by the characteristic impedance R_0 . For $Q < 0.5$, the peak voltage deviation has magnitude slightly less than $I_0 R_0 Q$. At $Q = 0.5$, the peak voltage deviation is approximately $-0.368 I_0 R_0$. As $Q \rightarrow \infty$, the peak voltage deviation tends to $-I_0 R_0$.




Fig. 9.27 Response of the second-order system to a unit step change in load current, Eqs. (9.49) and (9.50), for various values of Q . These curves are plotted for $I_0R_0 = 1$

9.5 Regulator Design

Let's now consider how to design a regulator system, to meet specifications or design goals regarding rejection of disturbances, transient response, and stability. Typical dc regulator designs are defined using specifications such as the following:

1. *Effect of load current variations on the output voltage regulation.* The output voltage must remain within a specified range when the load current varies in a prescribed way. This amounts to a limit on the maximum magnitude of the closed-loop output impedance of Eq. (9.6), repeated below

$$\left. \frac{\hat{v}(s)}{-\hat{i}_{load}(s)} \right|_{\begin{subarray}{l} \hat{v}_g=0 \\ \hat{v}_{ref}=0 \end{subarray}} = \frac{Z_{out}(s)}{1 + T(s)} \quad (9.51)$$

If, over some frequency range, the open-loop output impedance Z_{out} has magnitude that exceeds the limit, then the loop gain T must be sufficiently large in magnitude over the same frequency range, such that the magnitude of the closed-loop output impedance given in Eq. (9.51) is less than the given limit.

2. *Effect of input voltage variations (for example, at the second harmonic of the ac line frequency) on the output voltage regulation.* Specific maximum limits are usually placed on the amplitude of variations in the output voltage at the second harmonic of the ac line frequency (120 Hz or 100 Hz). If we know the magnitude of the rectification voltage ripple which appears at the converter input (as \hat{v}_g), then we can calculate the resulting output voltage ripple (in \hat{v}) using the closed loop line-to-output transfer function of Eq. (9.5), repeated below

$$\left. \frac{\hat{v}(s)}{\hat{v}_g(s)} \right|_{\begin{subarray}{l} \hat{v}_{ref}=0 \\ \hat{i}_{load}=0 \end{subarray}} = \frac{G_{vg}(s)}{1 + T(s)} \quad (9.52)$$

The output voltage ripple can be reduced by increasing the magnitude of the loop gain at the ripple frequency. In a typical good design, $\| T \|$ is 20 dB or more at 120 Hz, so that the transfer function of Eq. (9.52) is at least an order of magnitude smaller than the open-loop line-to-output transfer function $\| G_{vg} \|$.

3. *Transient response time.* When a specified large disturbance occurs, such as a large step change in load current or input voltage, the output voltage may undergo a transient. During this transient, the output voltage typically deviates from its specified allowable range. Eventually, the feedback loop operates to return the output voltage within tolerance. The time required to do so is the transient response time; typically, the response time can be shortened by increasing the feedback loop crossover frequency.
4. *Overshoot and ringing.* As discussed in Sect. 9.4.4, the amount of overshoot and ringing allowed in the transient response may be limited. Such a specification implies that the phase margin must be sufficiently large.

Each of these requirements imposes constraints on the loop gain $T(s)$. Therefore, the design of the control system involves modifying the loop gain. As illustrated in Fig. 9.2, a compensator network is added for this purpose. Several well-known strategies for design of the compensator transfer function $G_c(s)$ are discussed below.

9.5.1 Lead (PD) compensator

This type of compensator transfer function is used to improve the phase margin. A zero is added to the loop gain, at a frequency f_z sufficiently far below the crossover frequency f_c , such that the phase margin of $T(s)$ is increased by the desired amount. The lead compensator is also called a *proportional-plus-derivative*, or *PD*, controller—at high frequencies, the zero causes the compensator to differentiate the error signal. It often finds application in systems originally containing a two-pole response. By use of this type of compensator, the bandwidth of the feedback loop (i.e., the crossover frequency f_c) can be extended while maintaining an acceptable phase margin.

A side effect of the zero is that it causes the compensator gain to increase with frequency, with a +20 dB/decade slope. So steps must be taken to ensure that $\| T \|$ remains equal to unity at the desired crossover frequency. Also, since the gain of any practical amplifier must tend to zero at high frequency, the compensator transfer function $G_c(s)$ must contain high-frequency poles. These poles also have the beneficial effect of attenuating high-frequency noise. Of particular concern are the switching frequency harmonics present in the output voltage and feedback signals. If the compensator gain at the switching frequency is too great, then these switching harmonics are amplified by the compensator, and can disrupt the operation of the pulse-width modulator (see Sect. 7.3). So the compensator network should contain poles at a frequency less than the switching frequency. These considerations typically restrict the crossover frequency f_c to be less than approximately 10% of the converter switching frequency f_s . In addition, the circuit designer must take care not to exceed the gain-bandwidth limits of available operational amplifiers.




Fig. 9.28 Magnitude and phase asymptotes of the *PD* compensator transfer function G_c of Eq. (9.53)

The transfer function of the lead compensator therefore contains a low-frequency zero and several high-frequency poles. A simplified example containing a single high-frequency pole is given in Eq. (9.53) and illustrated in Fig. 9.28.

$$G_c(s) = G_{c0} \frac{\left(1 + \frac{s}{\omega_z}\right)}{\left(1 + \frac{s}{\omega_p}\right)} \quad (9.53)$$

The maximum phase occurs at a frequency $f_{\varphi max}$ given by the geometrical mean of the pole and zero frequencies:

$$f_{\varphi max} = \sqrt{f_z f_p} \quad (9.54)$$

To obtain the maximum improvement in phase margin, we should design our compensator so that the frequency $f_{\varphi max}$ coincides with the loop gain crossover frequency f_c . The value of the phase at this frequency can be shown to be

$$\angle G_c(f_{\varphi max}) = \tan^{-1} \left(\frac{1}{2} \sqrt{\frac{f_p}{f_z}} - \frac{1}{2} \sqrt{\frac{f_z}{f_p}} \right) \quad (9.55)$$

This equation is plotted in Fig. 9.29. Equation (9.55) can be inverted to obtain

$$\frac{f_p}{f_z} = \frac{1 + \sin(\theta)}{1 - \sin(\theta)} \quad (9.56)$$

where $\theta = \angle G_c(f_{\varphi max})$. Equations (9.55) and (9.53) imply that, to optimally obtain a compensator phase lead of θ at frequency f_c , the pole and zero frequencies should be chosen as follows:




Fig. 9.29 Maximum phase lead θ vs. frequency ratio f_p/f_z for the lead compensator

$$\begin{aligned} f_z &= f_c \sqrt{\frac{1 - \sin(\theta)}{1 + \sin(\theta)}} \\ f_p &= f_c \sqrt{\frac{1 + \sin(\theta)}{1 - \sin(\theta)}} \end{aligned} \quad (9.57)$$

When it is desired to avoid changing the crossover frequency, the magnitude of the compensator gain is chosen to be unity at the loop gain crossover frequency f_c . This requires that G_{c0} be chosen according to the following formula:

$$G_{c0} = \sqrt{\frac{f_z}{f_p}} \quad (9.58)$$

It can be seen that G_{c0} is less than unity, and therefore the lead compensator reduces the dc gain of the feedback loop. Other choices of G_{c0} can be selected when it is desired to shift the crossover frequency f_c ; for example, increasing the value of G_{c0} causes the crossover frequency to increase. If the frequencies f_p and f_z are chosen as in Eq. (9.57), then $f_{\varphi_{max}}$ of Eq. (9.53) will coincide with the new crossover frequency f_c .

The Bode diagram of a typical loop gain $T(s)$ containing two poles is illustrated in Fig. 9.30. The phase margin of the original $T(s)$ is small, since the crossover frequency f_c is substantially greater than the pole frequency f_0 . The result of adding a lead compensator is also illustrated. The lead compensator of this example is designed to maintain the same crossover frequency but improve the phase margin.




Fig. 9.30 Compensation of a loop gain containing two poles, using a lead (*PD*) compensator. The phase margin φ_m is improved

9.5.2 Lag (*PI*) Compensator

This type of compensator is used to increase the low-frequency loop gain, such that the output is better regulated at dc and at frequencies well below the loop crossover frequency. As given in Eq. (9.59) and illustrated in Fig. 9.31, an inverted zero is added to the loop gain, at frequency f_L .

$$G_c(s) = G_{c\infty} \left(1 + \frac{\omega_L}{s} \right) \quad (9.59)$$

If f_L is sufficiently lower than the loop crossover frequency f_c , then the phase margin is unchanged. This type of compensator is also called a *proportional-plus-integral*, or *PI*, controller. At low frequencies, the inverted zero causes the compensator to integrate the error signal.

To the extent that the compensator gain can be made arbitrarily large at dc, the dc loop gain $T(0)$ becomes arbitrarily large. This causes the dc component of the error signal to approach zero. In consequence, the steady-state output voltage is perfectly regulated, and the disturbance-to-output transfer functions approach zero at dc. Such behavior is easily obtained in practice, with the compensator of Eq. (9.59) realized using a conventional operational amplifier.

Although the *PI* compensator is useful in nearly all types of feedback systems, it is an especially simple and effective approach for systems originally containing a single pole. For the example of Fig. 9.32, the original uncompensated loop gain is of the form

$$T_u(s) = \frac{T_{u0}}{\left(1 + \frac{s}{\omega_0} \right)} \quad (9.60)$$

The compensator transfer function of Eq. (9.59) is used, so that the compensated loop gain is $T(s) = T_u(s)G_c(s)$. Magnitude and phase asymptotes of $T(s)$ are also illustrated in Fig. 9.32. The compensator high-frequency gain $G_{c\infty}$ is chosen to obtain the desired crossover frequency




Fig. 9.31 Magnitude and phase asymptotes of the *PI* compensator transfer function G_c of Eq. (9.59)




Fig. 9.32 Compensation of a loop gain containing a single pole, using a lag (*PI*) compensator. The loop gain magnitude is increased

f_c . If we approximate the compensated loop gain by its high-frequency asymptote, then at high frequencies we can write

$$\|T\| \approx \frac{T_{u0}G_{c\infty}}{\left(\frac{f}{f_0}\right)} \quad (9.61)$$

At the crossover frequency $f = f_c$, the loop gain has unity magnitude. Equation (9.61) predicts that the crossover frequency is

$$f_c \approx T_{u0}G_{c\infty}f_0 \quad (9.62)$$




Fig. 9.33 Construction of $\|1/(1+T)\|$, for the *PI*-compensated example of Fig. 9.32

Hence, to obtain a desired crossover frequency f_c , we should choose the compensator gain $G_{c\infty}$ as follows:

$$G_{c\infty} = \frac{f_c}{T_{u0}f_0} \quad (9.63)$$

The corner frequency f_L is then chosen to be sufficiently less than f_c , such that an adequate phase margin is maintained.

Magnitude asymptotes of the quantity $1/(1+T(s))$ are constructed in Fig. 9.33. At frequencies less than f_L , the *PI* compensator improves the rejection of disturbances. At dc, where the magnitude of G_c approaches infinity, the magnitude of $1/(1+T)$ tends to zero. Hence, the closed-loop disturbance-to-output transfer functions, such as Eqs. (9.51) and (9.52), tend to zero at dc.

9.5.3 Combined (*PID*) Compensator

The advantages of the lead and lag compensators can be combined, to obtain both wide bandwidth and zero steady-state error. At low frequencies, the compensator integrates the error signal, leading to large low-frequency loop gain and accurate regulation of the low-frequency components of the output voltage. At high frequency (in the vicinity of the crossover frequency), the compensator introduces phase lead into the loop gain, improving the phase margin. Such a compensator is sometimes called a *PID* controller.

A typical Bode diagram of a practical version of this compensator is illustrated in Fig. 9.34. The compensator has transfer function

$$G_c(s) = G_{cm} \frac{\left(1 + \frac{\omega_L}{s}\right) \left(1 + \frac{s}{\omega_z}\right)}{\left(1 + \frac{s}{\omega_{p1}}\right) \left(1 + \frac{s}{\omega_{p2}}\right)} \quad (9.64)$$

The inverted zero at frequency f_L functions in the same manner as the *PI* compensator. The zero at frequency f_z adds phase lead in the vicinity of the crossover frequency, as in the *PD*




Fig. 9.34 Magnitude and phase asymptotes of the combined (PID) compensator transfer function G_c of Eq. (9.64)

compensator. The high-frequency poles at frequencies f_{p1} and f_{p2} must be present in practical compensators, to cause the gain to roll off at high frequencies and to prevent the switching ripple from disrupting the operation of the pulse-width modulator. The loop gain crossover frequency f_c is chosen to be greater than f_L and f_z , but less than f_{p1} and f_{p2} .

9.5.4 Design Example

To illustrate the design of *PI* and *PD* compensators, let us consider the design of a combined *PID* compensator for the dc–dc buck converter system of Fig. 9.35. The input voltage $v_g(t)$ for this system has nominal value 28 V. It is desired to supply a regulated 15 V to a 5 A load. The load is modeled here with a $3\ \Omega$ resistor. An accurate 5 V reference is available.

The first step is to select the feedback gain $H(s)$. The gain H is chosen such that the regulator produces a regulated 15 V dc output. Let us assume that we will succeed in designing a good feedback system, which causes the output voltage to accurately follow the reference voltage. This is accomplished via a large loop gain T , which leads to a small error voltage: $v_e \approx 0$. Hence, $Hv \approx v_{ref}$. So we should choose

$$H = \frac{V_{ref}}{V} = \frac{15}{28} = \frac{1}{3} \quad (9.65)$$

The quiescent duty cycle is given by the steady-state solution of the converter:

$$D = \frac{V}{V_g} = \frac{15}{28} = 0.536 \quad (9.66)$$

The quiescent value of the control voltage, V_c , must satisfy Eq. (7.85). Hence,

$$V_c = DV_M = 2.14 \text{ V} \quad (9.67)$$

Thus, the quiescent conditions of the system are known. It remains to design the compensator gain $G_c(s)$.




Fig. 9.35 Design example




Fig. 9.36 System small-signal ac model, design example

A small-signal ac model of the regulator system is illustrated in Fig. 9.36. The buck converter ac model is represented in canonical form. Disturbances in the input voltage and in the load current are modeled. For generality, reference voltage variations \hat{v}_{ref} are included in the diagram; in a dc voltage regulator, these variations are normally zero.

The open-loop converter transfer functions are discussed in the previous chapters. The open-loop control-to-output transfer function is

$$G_{vd}(s) = \frac{V}{D} \frac{1}{1 + s\frac{L}{R} + s^2LC} \quad (9.68)$$

The open-loop control-to-output transfer function contains two poles, and can be written in the following normalized form:

$$G_{vd}(s) = G_{d0} \frac{1}{1 + \frac{s}{Q_0\omega_0} + \left(\frac{s}{\omega_0}\right)^2} \quad (9.69)$$

By equating like coefficients in Eqs. (9.68) and (9.69), one finds that the dc gain, corner frequency, and Q -factor are given by

$$\begin{aligned} G_{d0} &= \frac{V}{D} = 28 \text{ V} \\ f_0 &= \frac{\omega_0}{2\pi} = \frac{1}{2\pi\sqrt{LC}} = 1 \text{ kHz} \\ Q_0 &= R\sqrt{\frac{C}{L}} = 9.5 \Rightarrow 19.5 \text{ dB} \end{aligned} \quad (9.70)$$

In practice, parasitic loss elements, such as the capacitor equivalent series resistance (*esr*), would cause a lower Q -factor to be observed. Figure 9.37 contains a Bode diagram of $G_{vd}(s)$.




Fig. 9.37 Converter small-signal control-to-output transfer function G_{vd} , design example

The open-loop line-to-output transfer function is

$$G_{vg}(s) = D \frac{1}{1 + s \frac{L}{R} + s^2 LC} \quad (9.71)$$

This transfer function contains the same poles as in $G_{vd}(s)$, and can be written in the normalized form

$$G_{vg}(s) = G_{g0} \frac{1}{1 + \frac{s}{Q_0 \omega_0} + \left(\frac{s}{\omega_0}\right)^2} \quad (9.72)$$

with $G_{g0} = D$. The open-loop output impedance of the buck converter is

$$Z_{out}(s) = R \left| \frac{1}{sC} \right| sL = \frac{sL}{1 + s \frac{L}{R} + s^2 LC} \quad (9.73)$$

Use of these equations to represent the converter in block-diagram form leads to the complete system block diagram of Fig. 9.38. The loop gain of the system is

$$T(s) = G_c(s) \left(\frac{1}{V_M} \right) G_{vd}(s) H(s) \quad (9.74)$$

Substitution of Eq. (9.69) into (9.74) leads to

$$T(s) = \left(\frac{G_c(s) H(s)}{V_M} \right) \left(\frac{V}{D} \right) \frac{1}{\left(1 + \frac{s}{Q_0 \omega_0} + \left(\frac{s}{\omega_0} \right)^2 \right)} \quad (9.75)$$

The closed-loop disturbance-to-output transfer functions are given by Eqs. (9.5) and (9.6).




Fig. 9.38 System block diagram, design example




Fig. 9.39 Uncompensated loop gain T_u , design example

The uncompensated loop gain $T_u(s)$, with unity compensator gain, is sketched in Fig. 9.39. With $G_c(s) = 1$, Eq. (9.75) can be written

$$T_u(s) = T_{u0} \frac{1}{1 + \frac{s}{Q_0 \omega_0} + \left(\frac{s}{\omega_0}\right)^2} \quad (9.76)$$

where the dc gain is

$$T_{u0} = \frac{HV}{DV_M} = 2.33 \Rightarrow 7.4 \text{ dB} \quad (9.77)$$

The uncompensated loop gain has a crossover frequency of approximately 1.8 kHz, with a phase margin of less than five degrees.

Let us design a compensator, to attain a crossover frequency of $f_c = 5 \text{ kHz}$, or one twentieth of the switching frequency. From Fig. 9.39, the uncompensated loop gain has a magnitude at 5 kHz of approximately $T_{u0}(f_0/f_c)^2 = 0.093 \Rightarrow -20.6 \text{ dB}$. So to obtain unity loop gain at 5 kHz, our compensator should have a 5 kHz gain of +20.6 dB. In addition, the compensator should improve the phase margin, since the phase of the uncompensated loop gain is nearly -180° at 5 kHz. So a lead (PD) compensator is needed. Let us (somewhat arbitrarily) choose to design for a phase margin of 52° . According to Fig. 9.25, this choice leads to closed-loop poles having a Q -factor of 1. The unit step response, Fig. 9.26, then exhibits a peak overshoot of 16%. Evaluation of Eq. (9.57), with $f_c = 5 \text{ kHz}$ and $\theta = 52^\circ$, leads to the following compensator pole and zero frequencies:

$$f_z = (5 \text{ kHz}) \sqrt{\frac{1 - \sin(52^\circ)}{1 + \sin(52^\circ)}} = 1.7 \text{ kHz} \quad (9.78)$$

$$f_p = (5 \text{ kHz}) \sqrt{\frac{1 + \sin(52^\circ)}{1 - \sin(52^\circ)}} = 14.5 \text{ kHz}$$




Fig. 9.40 PD compensator transfer function G_c , design example

To obtain a compensator gain of 20.6 dB \Rightarrow 10.7 at 5 kHz, the low-frequency compensator gain must be

$$G_{c0} = \left(\frac{f_c}{f_0}\right)^2 \frac{1}{T_{u0}} \sqrt{\frac{f_z}{f_p}} = 3.7 \Rightarrow 11.3 \text{ dB} \quad (9.79)$$

A Bode diagram of the PD compensator magnitude and phase is sketched in Fig. 9.40.

With this PD controller, the loop gain becomes

$$T(s) = T_{u0}G_{c0} \frac{\left(1 + \frac{s}{\omega_z}\right)}{\left(1 + \frac{s}{\omega_p}\right)\left(1 + \frac{s}{Q_0\omega_0} + \left(\frac{s}{\omega_0}\right)^2\right)} \quad (9.80)$$

The compensated loop gain is sketched in Fig. 9.41. It can be seen that the phase of $T(s)$ is approximately equal to 52° over the frequency range of 1.4 kHz to 17 kHz. Hence variations in component values, which cause the crossover frequency to deviate somewhat from 5 kHz, should have little impact on the phase margin. In addition, it can be seen from Fig. 9.41 that the loop gain has a dc magnitude of $T_{u0}G_{c0} \Rightarrow 18.7$ dB.

Asymptotes of the quantity $1/(1 + T)$ are constructed in Fig. 9.42. This quantity has a dc asymptote of -18.7 dB. Therefore, at frequencies less than 1 kHz, the feedback loop attenuates output voltage disturbances by 18.7 dB. For example, suppose that the input voltage $v_g(t)$ contains a 100 Hz variation of amplitude 1 V. With no feedback loop, this disturbance would propagate to the output according to the open-loop transfer function $G_{vg}(s)$, given in Eq. (9.72).




Fig. 9.41 The compensated loop gain of Eq. (9.80)




Fig. 9.42 Construction of $\|1/(1+T)\|$ for the PD-compensated design example of Fig. 9.41

At 100 Hz, this transfer function has a gain essentially equal to the dc asymptote $D = 0.536$. Therefore, with no feedback loop, a 100 Hz variation of amplitude 0.536 V would be observed at the output. In the presence of feedback, the closed-loop line-to-output transfer function of Eq. (9.5) is obtained; for our example, this attenuates the 100 Hz variation by an additional factor of $18.7 \text{ dB} \Rightarrow 8.6$. The 100 Hz output voltage variation now has magnitude $0.536/8.6 = 0.062 \text{ V}$.




Fig. 9.43 PID compensator transfer function, Eq. (9.81)

The low-frequency regulation can be further improved by addition of an inverted zero, as discussed in Sect. 9.5.2. A *PID* controller, as in Sect. 9.5.3, is then obtained. The compensator transfer function becomes

$$G_c(s) = G_{cm} \frac{\left(1 + \frac{s}{\omega_z}\right)\left(1 + \frac{\omega_L}{s}\right)}{\left(1 + \frac{s}{\omega_p}\right)} \quad (9.81)$$

The Bode diagram of this compensator gain is illustrated in Fig. 9.43. The pole and zero frequencies f_z and f_p are unchanged, and are given by Eq. (9.78). The midband gain G_{cm} is chosen to be the same as the previous G_{c0} , Eq. (9.79). Hence, for frequencies greater than f_L , the magnitude of the loop gain is unchanged by the inverted zero. The loop continues to exhibit a crossover frequency of 5 kHz.

So that the inverted zero does not significantly degrade the phase margin, let us (somewhat arbitrarily) choose f_L to be one-tenth of the crossover frequency, or 500 Hz. The inverted zero will then increase the loop gain at frequencies below 500 Hz, improving the low-frequency regulation of the output voltage. The loop gain of Fig. 9.44 is obtained. The magnitude of the quantity $1/(1+T)$ is also constructed. It can be seen that the inverted zero at 500 Hz causes the magnitude of $1/(1+T)$ at 100 Hz to be reduced by a factor of approximately $(100 \text{ Hz})/(500 \text{ Hz}) = 1/5$. The total attenuation of $1/(1+T)$ at 100 Hz is -32.7 dB . A 1 V, 100 Hz variation in $v_g(t)$ would now induce a 12 mV variation in $v(t)$. Further improvements could be obtained by increasing f_L ; however, this would require redesign of the *PD* portion of the compensator to maintain an adequate phase margin.

The line-to-output transfer function is constructed in Fig. 9.45. Both the open-loop transfer function $G_{vg}(s)$, Eq. (9.72), and the closed-loop transfer function $G_{vg}(s)/(1+T(s))$, are constructed using the algebra-on-the-graph method. The two transfer functions coincide at frequencies greater than the crossover frequency. At frequencies less than the crossover frequency f_c ,




Fig. 9.44 Construction of $\|T\|$ and $\|1/(1+T)\|$ with the PID compensator of Fig. 9.43




Fig. 9.45 Comparison of open-loop line-to-output transfer function G_{vg} and the closed-loop line-to-output transfer function of Eq. (9.82)

the closed-loop transfer function is reduced by a factor of $T(s)$. It can be seen that the poles of $G_{vg}(s)$ are cancelled by zeroes of $1/(1+T)$. Hence the closed-loop line-to-output transfer function is approximately

$$\frac{G_{vg}(s)}{(1+T(s))} \approx \frac{D}{T_{u0}G_{cm}} \frac{1}{\left(1 + \frac{\omega_L}{s}\right)\left(1 + \frac{s}{\omega_z}\right)\left(1 + \frac{s}{\omega_c}\right)} \quad (9.82)$$

So the algebra-on-the-graph method allows simple approximate disturbance-to-output closed-loop transfer functions to be written. Armed with such an analytical expression, the system designer can easily compute the output disturbances, and can gain the insight required to shape the loop gain $T(s)$ such that system specifications are met. Computer simulations can then be used to judge whether the specifications are met under all operating conditions, and over expected ranges of component parameter values. Results of computer simulations of the design example described in this section can be found in Sect. 15.4.2.

9.6 Measurement of Loop Gains

It is a good engineering practice to measure the loop gains of prototype feedback systems. The objective of such an exercise is to verify that the system has been correctly modeled. If so, then provided that a good controller design has been implemented, then the system behavior will meet expectations regarding transient overshoot (and phase margin), rejection of disturbances, dc output voltage regulation, etc. Unfortunately, there are reasons why practical system prototypes are likely to differ from theoretical models. Phenomena may occur that were not accounted for in the original model, and that significantly influence the system behavior. Noise and electromagnetic interference (EMI) can be present, which cause the system transfer functions to deviate in unexpected ways.

So let us consider the measurement of the loop gain $T(s)$ of the feedback system of Fig. 9.46. We will make measurements at some point A , where two blocks of the network are connected electrically. In Fig. 9.46, the output port of block 1 is represented by a Thevenin-equivalent network, composed of the dependent voltage source $G_1 \hat{v}_e$ and output impedance Z_1 . Block 1 is loaded by the input impedance Z_2 of block 2. The remainder of the feedback system is represented by a block diagram as shown. The loop gain of the system is

$$T(s) = G_1(s) \left(\frac{Z_2(s)}{Z_1(s) + Z_2(s)} \right) G_2(s) H(s) \quad (9.83)$$

Measurement of this loop gain presents several challenges not present in other frequency response measurements.




Fig. 9.46 It is desired to determine the loop gain $T(s)$ experimentally, by making measurements at point A




Fig. 9.47 Measurement of loop gain by breaking the loop

In principle, one could break the loop at point *A*, and attempt to measure $T(s)$ using the transfer function measurement method of the previous chapter. As illustrated in Fig. 9.47, a dc supply voltage V_{CC} and potentiometer would be used, to establish a dc bias in the voltage v_x , such that all of the elements of the network operate at the correct quiescent point. Ac voltage variations in $v_z(t)$ are coupled into the injection point via a dc blocking capacitor. Any other independent ac inputs to the system are disabled. A network analyzer is used to measure the relative magnitudes and phases of the ac components of the voltages $v_y(t)$ and $v_x(t)$:

$$T_m(s) = \left. \frac{\hat{v}_y(s)}{\hat{v}_x(s)} \right|_{\substack{\hat{v}_{ref}=0 \\ \hat{v}_g=0}} \quad (9.84)$$

The measured gain $T_m(s)$ differs from the actual gain $T(s)$ because, by breaking the connection between blocks 1 and 2 at the measurement point, we have removed the loading of block 2 on block 1. Solution of Fig. 9.47 for the measured gain $T_m(s)$ leads to

$$T_m(s) = G_1(s)G_2(s)H(s) \quad (9.85)$$

Equations (9.83) and (9.85) can be combined to express $T_m(s)$ in terms of $T(s)$:

$$T_m(s) = T(s) \left(1 + \frac{Z_1(s)}{Z_2(s)} \right) \quad (9.86)$$

Hence,

$$T_m(s) \approx T(s) \text{ provided that } \|Z_2\| \gg \|Z_1\| \quad (9.87)$$

So to obtain an accurate measurement, we need to find an injection point where loading is negligible over the range of frequencies to be measured.

Other difficulties are encountered when using the method of Fig. 9.47. The most serious problem is adjustment of the dc bias using a potentiometer. The dc loop gain is typically very large, especially when a PI controller is used. A small change in the dc component of $v_x(t)$ can therefore lead to very large changes in the dc biases of some elements in the system. So it is difficult to establish the correct dc conditions in the circuit. The dc gains may drift during the experiment, making the problem even worse, and saturation of the error amplifier is a common complaint. Also, we have seen that the gains of the converter can be a function of the quiescent operating point; significant deviation from the correct operating point can cause the measured gain to differ from the loop gain of actual operating conditions.

9.6.1 Voltage Injection

An approach that avoids the dc biasing problem [84] is illustrated in Fig. 9.48. The voltage source $v_z(t)$ is injected between blocks 1 and 2, without breaking the feedback loop. Ac variations in $v_z(t)$ again excite variations in the feedback system, but dc bias conditions are determined by the circuit. Indeed, if $v_z(t)$ contains no dc component, then the biasing circuits of the system itself establish the quiescent operating point. Hence, the loop gain measurement is made at the actual system operating point.

The injection source is modeled in Fig. 9.48 by a Thevenin equivalent network, containing an independent voltage source with source impedance $Z_s(s)$. The magnitudes of v_z and Z_s are irrelevant in the determination of the loop gain. However, the injection of v_z does disrupt the loading of block 2 on block 1. Hence, a suitable injection point must be found, where the loading effect is negligible.

To measure the loop gain by voltage injection, we connect a network analyzer to measure the transfer function from \hat{v}_x to \hat{v}_y . The system independent ac inputs are set to zero, and the network analyzer sweeps the injection voltage $\hat{v}_z(t)$ over the intended frequency range. The measured gain is

$$T_v(s) = \left. \frac{\hat{v}_y(s)}{\hat{v}_x(s)} \right|_{\begin{subarray}{l} \hat{v}_{ref}=0 \\ \hat{v}_g=0 \end{subarray}} \quad (9.88)$$

Let us solve Fig. 9.48, to compare the measured gain $T_v(s)$ with the actual loop gain $T(s)$ given by (9.83). The error signal is

$$\hat{v}_e(s) = -H(s)G_2(s)\hat{v}_x(s) \quad (9.89)$$

The voltage \hat{v}_y can be written

$$-\hat{v}_y(s) = G_1(s)\hat{v}_e(s) - \hat{i}(s)Z_1(s) \quad (9.90)$$

where $\hat{i}(s)Z_1(s)$ is the voltage drop across the source impedance Z_1 . Substitution of Eq. (9.89) into (9.90) leads to

$$-\hat{v}_y(s) = -\hat{v}_x(s)G_2(s)H(s)G_1(s) - \hat{i}(s)Z_1(s) \quad (9.91)$$




Fig. 9.48 Measurement of loop gain by voltage injection

But $\hat{i}(s)$ is

$$\hat{i}(s) = \frac{\hat{v}_x(s)}{Z_2(s)} \quad (9.92)$$

Therefore, Eq. (9.91) becomes

$$\hat{v}_y(s) = \hat{v}_x(s) \left(G_1(s)G_2(s)H(s) + \frac{Z_1(s)}{Z_2(s)} \right) \quad (9.93)$$

Substitution of Eq. (9.93) into (9.88) leads to the following expression for the measured gain $T_v(s)$:

$$T_v(s) = G_1(s)G_2(s)H(s) + \frac{Z_1(s)}{Z_2(s)} \quad (9.94)$$

Equations (9.83) and (9.94) can be combined to determine the measured gain $T_v(s)$ in terms of the actual loop gain $T(s)$:

$$T_v(s) = T(s) \left(1 + \frac{Z_1(s)}{Z_2(s)} \right) + \frac{Z_1(s)}{Z_2(s)} \quad (9.95)$$

Thus, $T_v(s)$ can be expressed as the sum of two terms. The first term is proportional to the actual loop gain $T(s)$, and is approximately equal to $T(s)$ whenever $\| Z_1 \| \ll \| Z_2 \|$. The second term is not proportional to $T(s)$, and limits the minimum $T(s)$ that can be measured with the voltage injection technique. If Z_1/Z_2 is much smaller in magnitude than $T(s)$, then the second term can be ignored, and $T_v(s) \approx T(s)$. At frequencies where $T(s)$ is smaller in magnitude than Z_1/Z_2 , the measured data must be discarded. Thus,

$$T_v(s) \approx T(s) \quad (9.96)$$

provided

$$(i) \| Z_1(s) \| \ll \| Z_2(s) \|$$

and

$$(ii) \| T(s) \| \gg \left\| \frac{Z_1(s)}{Z_2(s)} \right\|$$



Again, note that the value of the injection source impedance Z_s is irrelevant.

As an example, consider voltage injection at the output of an operational amplifier, having a 50Ω output impedance, which drives a 500Ω effective load. The system in the vicinity of the injection point is illustrated in Fig. 9.49. So $Z_1(s) = 50 \Omega$ and $Z_2(s) = 500 \Omega$. The ratio Z_1/Z_2 is 0.1, or -20 dB. Let us further suppose that the actual loop gain $T(s)$ contains poles at 10 Hz and 100 kHz, with a dc gain of 80 dB. The actual loop gain magnitude is illustrated in Fig. 9.50.

Voltage injection would result in measurement of $T_v(s)$ given in Eq. (9.95). Note that

$$\left(1 + \frac{Z_1(s)}{Z_2(s)} \right) = 1.1 \Rightarrow 0.83 \text{ dB} \quad (9.97)$$

Hence, for large $\| T \|$, the measured $\| T_v \|$ deviates from the actual loop gain by less than 1 dB. However, at high frequency where $\| T \|$ is less than -20 dB, the measured gain differs significantly. Apparently, $T_v(s)$ contains two high-frequency zeroes that are not present in $T(s)$. Depending on the Q -factor of these zeroes, the phase of T_v at the crossover frequency could be influenced. To ensure that the phase margin is correctly measured, it is important that Z_1/Z_2 be sufficiently small in magnitude.

**Fig. 9.49** Voltage injection example**Fig. 9.50** Comparison of measured loop gain T_v and actual loop gain T , voltage injection example. The measured gain deviates at high frequency

9.6.2 Current Injection

The results of the preceding paragraphs can also be obtained in dual form, where the loop gain is measured by current injection [84]. As illustrated in Fig. 9.51, we can model block 1 and the analyzer injection source by their Norton equivalents, and use current probes to measure \hat{i}_x and \hat{i}_y . The gain measured by current injection is

$$T_i(s) = \left. \frac{\hat{i}_y(s)}{\hat{i}_x(s)} \right|_{\begin{subarray}{l} \hat{v}_{ref}=0 \\ \hat{v}_g=0 \end{subarray}} \quad (9.98)$$




Fig. 9.51 Measurement of loop gain by current injection




Fig. 9.52 Current injection using Thevenin-equivalent source

It can be shown that

$$T_i(s) = T(s) \left(1 + \frac{Z_2(s)}{Z_1(s)} \right) + \frac{Z_2(s)}{Z_1(s)} \quad (9.99)$$

Hence,

$$T_i(s) \approx T(s) \text{ provided}$$

$$(i) \|Z_2(s)\| \ll \|Z_1(s)\|, \text{ and} \quad (9.100)$$

$$(ii) \|T(s)\| \gg \left\| \frac{Z_2(s)}{Z_1(s)} \right\|$$

So to obtain an accurate measurement of the loop gain by current injection, we must find a point in the network where block 2 has sufficiently small input impedance. Again, note that the injection source impedance Z_s does not affect the measurement. In fact, we can realize i_z by use of a Thevenin-equivalent source, as illustrated in Fig. 9.52. The network analyzer injection source is represented by voltage source $\hat{v}_z(s)$ and output resistance R_s . A series capacitor, C_b , is inserted to avoid disrupting the dc bias at the injection point.

9.6.3 Measurement of Unstable Systems

When the prototype feedback system is unstable, we are even more eager to measure the loop gain—to find out what went wrong. But measurements cannot be made while the system oscillates.




Fig. 9.53 Measurement of an unstable loop gain by voltage injection

lates. We need to stabilize the system, yet measure the original unstable loop gain. It is possible to do this by recognizing that the injection source impedance Z_s does not influence the measured loop gain [84]. As illustrated in Fig. 9.53, we can even add additional resistance R_{ext} , effectively increasing the source impedance Z_s . The measured loop gain $T_v(s)$ is unaffected.

Adding series impedance generally lowers the loop gain of a system, leading to a lower crossover frequency and a more positive phase margin. Hence, it is usually possible to add a resistor R_{ext} that is sufficiently large to stabilize the system. The gain $T_v(s)$, Eq. (9.88), continues to be approximately equal to the original unstable loop gain, according to Eq. (9.96). To avoid disturbing the dc bias conditions, it may be necessary to bypass R_{ext} with inductor L_{ext} . If the inductance value is sufficiently large, then it will not influence the stability of the modified system.

9.7 Summary of Key Points

1. Negative feedback causes the system output to closely follow the reference input, according to the gain $1/H(s)$. The influence on the output of disturbances and variation of gains in the forward path is reduced.
2. The loop gain $T(s)$ is equal to the products of the gains in the forward and feedback paths. The loop gain is a measure of how well the feedback system works: a large loop gain leads to better regulation of the output. The crossover frequency f_c is the frequency at which the loop gain T has unity magnitude, and is a measure of the bandwidth of the control system.
3. The introduction of feedback causes the transfer functions from disturbances to the output to be multiplied by the factor $1/(1 + T(s))$. At frequencies where T is large in magnitude (i.e., below the crossover frequency), this factor is approximately equal to $1/T(s)$. Hence, the influence of low-frequency disturbances on the output is reduced by a factor of $1/T(s)$. At frequencies where T is small in magnitude (i.e., above the crossover frequency), the factor is approximately equal to 1. The feedback loop then has no effect. Closed-loop disturbance-to-output transfer functions, such as the line-to-output transfer function or the output impedance, can easily be constructed using the algebra-on-the-graph method.
4. Stability can be assessed using the phase margin test. The phase of T is evaluated at the crossover frequency, and the stability of the important closed-loop quantities $T/(1 + T)$ and $1/(1 + T)$ is then deduced. Inadequate phase margin leads to ringing and overshoot in the system transient response, and peaking in the closed-loop transfer functions.

5. Compensators are added in the forward paths of feedback loops to shape the loop gain, such that desired performance is obtained. Lead compensators, or *PD* controllers, are added to improve the phase margin and extend the control system bandwidth. *PI* controllers are used to increase the low-frequency loop gain, to improve the rejection of low-frequency disturbances and reduce the steady-state error.
6. Loop gains can be experimentally measured by use of voltage or current injection. This approach avoids the problem of establishing the correct quiescent operating conditions in the system, a common difficulty in systems having a large dc loop gain. An injection point must be found where interstage loading is not significant. Unstable loop gains can also be measured.

PROBLEMS

9.1 Derive both forms of Eq. (9.41).

9.2 The flyback converter system of Fig. 9.54 contains a feedback loop for regulation of the main output voltage v_1 . An auxiliary output produces voltage v_2 . The dc input voltage v_g lies in the range $280 \text{ V} \leq v_g \leq 380 \text{ V}$. The compensator network has transfer function

$$G_c(s) = G_{c\infty} \left(1 + \frac{\omega_1}{s} \right)$$

where $G_{c\infty} = 0.05$, and $f_1 = \omega_1/2\pi = 400 \text{ Hz}$.

- (a) What is the steady-state value of the error voltage $v_e(t)$? Explain your reasoning.
- (b) Determine the steady-state value of the main output voltage v_1 .
- (c) Estimate the steady-state value of the auxiliary output voltage v_2 .




Fig. 9.54 Flyback converter system of Problem 9.2

- 9.3** In the boost converter system of Fig. 9.55, all elements are ideal. The compensator has gain $G_c(s) = 250/s$.




Fig. 9.55 Boost converter system of Problem 9.3

- (a) Construct the Bode plot of the loop gain $T(s)$ magnitude and phase. Label values of all corner frequencies and Q -factors, as appropriate.
- (b) Determine the crossover frequency and phase margin.
- (c) Construct the Bode diagram of the magnitude of $1/(1 + T)$, using the algebra-on-the-graph method. Label values of all corner frequencies and Q -factors, as appropriate.
- (d) Construct the Bode diagram of the magnitude of the closed-loop line-to-output transfer function. Label values of all corner frequencies and Q -factors, as appropriate.

- 9.4** A certain inverter system has the following loop gain

$$T(s) = T_0 \frac{\left(1 + \frac{s}{\omega_z}\right)}{\left(1 + \frac{s}{\omega_1}\right)\left(1 + \frac{s}{\omega_2}\right)\left(1 + \frac{s}{\omega_3}\right)}$$

and the following open-loop line-to-output transfer function

$$G_{vg}(s) = G_{g0} \frac{1}{\left(1 + \frac{s}{\omega_1}\right)\left(1 + \frac{s}{\omega_2}\right)\left(1 + \frac{s}{\omega_3}\right)}$$

where

| | |
|-----------------------------------|------------------------------------|
| $T_0 = 100$ | $\omega_1 = 500 \text{ rad/sec}$ |
| $\omega_2 = 1000 \text{ rad/sec}$ | $\omega_3 = 24000 \text{ rad/sec}$ |
| $\omega_z = 4000 \text{ rad/sec}$ | $G_{g0} = 0.5$ |

The gain of the feedback connection is $H(s) = 0.1$.

- (a) Sketch the magnitude and phase asymptotes of the loop gain $T(s)$. Determine numerical values of the crossover frequency in Hz and phase margin in degrees.
- (b) Construct the magnitude asymptotes of the closed-loop line-to-output transfer function. Label important features.
- (c) Construct the magnitude asymptotes of the closed-loop transfer function from the reference voltage to the output voltage. Label important features.

9.5 The forward converter system of Fig. 9.56a is constructed with the element values shown. The quiescent value of the input voltage is $V_g = 380$ V. The transformer has turns ratio $n_1/n_3 = 4.5$. The duty cycle produced by the pulse-width modulator is restricted to the range $0 \leq d(t) \leq 0.5$. Within this range, $d(t)$ follows the control voltage $v_c(t)$ according to

$$d(t) = \frac{1}{2} \frac{v_c(t)}{V_M}$$

with $V_M = 3$ V.

- (a) Determine the quiescent values of: the duty cycle D , the output voltage V , and the control voltage V_c .





Fig. 9.56 Forward converter system of Problem 9.5: (a) system diagram, (b) modeling the op amp circuit using a block diagram

- (b) The op-amp circuit and feedback connection can be modeled using the block diagram illustrated in Fig. 9.56b, with $H(s) = R_2/(R_1 + R_2)$. Determine the transfer functions $G_c(s)$ and $G_r(s)$.
- (c) Sketch a block diagram which models the small-signal ac variations of the complete system, and determine the transfer function of each block. Hint: the transformer magnetizing inductance has negligible influence on the converter dynamics, and can be ignored. The small-signal models of the forward and buck converters are similar.
- (d) Construct a Bode plot of the loop gain magnitude and phase. What is the crossover frequency? What is the phase margin?
- (e) Construct the Bode plot of the closed-loop line-to-output transfer function magnitude

$$\left\| \frac{\hat{v}}{\hat{v}_g} \right\|$$

Label important features. What is the gain at 120 Hz? At what frequency do disturbances in v_g have the greatest influence on the output voltage?

- 9.6** In the voltage regulator system of Fig. 9.56, described in Problem 9.5, the input voltage $v_g(t)$ contains a 120 Hz variation of peak amplitude 10 V.

- (a) What is the amplitude of the resulting 120 Hz variation in $v(t)$?
 (b) Modify the compensator network such that the 120 Hz output voltage variation has peak amplitude less than 25 mV. Your modification should leave the dc output voltage unchanged, and should result in a crossover frequency no greater than 10 kHz.

- 9.7** Design of a boost converter with current feedback and a *PI* compensator. In some applications, it is desired to control the converter input terminal current waveform. The boost converter system of Fig. 9.57 contains a feedback loop which causes the converter input current $i_g(t)$ to be proportional to a reference voltage $v_{ref}(t)$. The feedback connection is a current sense circuit having gain $H(s) = 0.2$ volts per ampere. A conventional pulse width modulator circuit (Fig. 7.29) is employed, having a sawtooth waveform with peak-peak amplitude of $V_M = 3$ V. The quiescent values of the inputs are: $V_g = 120$ V, $V_{ref} = 2$ V. All elements are ideal.




Fig. 9.57 Boost converter system with current feedback, Problem 9.7

- (a) Determine the quiescent values D , V , and I_g .
 (b) Determine the small-signal transfer function

$$G_{id}(s) = \frac{\hat{i}_g(s)}{\hat{d}(s)}$$

- (c) Sketch the magnitude and phase asymptotes of the uncompensated ($G_c(s) = 1$) loop gain.
 (d) It is desired to obtain a loop gain magnitude of at least 35 dB at 120 Hz, while maintaining a phase margin of at least 72° . The crossover frequency should be no greater than $f_s/10 = 10$ kHz. Design a PI compensator that accomplishes this. Sketch the magnitude and phase asymptotes of the resulting loop gain, and label important features.
 (e) For your design of part (d), sketch the magnitude of the closed-loop transfer function

$$\frac{\hat{i}_g(s)}{\hat{v}_{ref}(s)}$$

Label important features.

- 9.8** Design of a buck regulator to meet closed-loop output impedance specifications. The buck converter with control system illustrated in Fig. 9.58 is to be designed to meet the following specifications. The closed-loop output impedance should be less than 0.2Ω over the entire frequency range 0 to 20 kHz. To ensure that the transient response is well-behaved, the poles of the closed-loop transfer functions, in the vicinity of the crossover frequency, should have Q -factors no greater than unity. The quiescent load current I_{LOAD} can vary from 5 A to 50 A, and the above specifications must be met for every value of I_{LOAD} in this range. For simplicity, you may assume that the input voltage v_g does not vary. The loop gain crossover frequency f_c may be chosen to be no greater than $f_s/10$, or 10 kHz. You may also assume that all elements are ideal. The pulse-width modulator circuit obeys Eq. (7.85).




Fig. 9.58 Buck regulator system, Problem 9.8

- (a) What is the intended dc output voltage V ? Over what range does the effective load resistance R_{LOAD} vary?
- (b) Construct the magnitude asymptotes of the open-loop output impedance $Z_{out}(s)$. Over what range of frequencies is the output impedance specification not met? Hence, deduce how large the minimum loop gain $T(s)$ must be in magnitude, such that the closed-loop output impedance meets the specification. Choose a suitable crossover frequency f_c .
- (c) Design a compensator network $G_c(s)$ such that all specifications are met. Additionally, the dc loop gain $T(s)$ should be at least 20 dB. Specify the following:
- Your choice for the transfer function $G_c(s)$
 - The worst-case closed-loop Q
 - Bode plots of the loop gain $T(s)$ and the closed-loop output impedance, for load currents of 5 A and 50 A. What effect does variation of R_{LOAD} have on the closed-loop behavior of your design?
- (d) Design a circuit using resistors, capacitors, and an op amp to realize your compensator transfer function $G_c(s)$.
- 9.9** Design of a buck–boost voltage regulator. The buck–boost converter of Fig. 9.59 operates in the continuous conduction mode, with the element values shown. The nominal input voltage is $V_g = 48$ V, and it is desired to regulate the output voltage at -15 V. Design the best compensator that you can, which has high crossover frequency (but no greater than 10% of the switching frequency), large loop gain over the bandwidth of the feedback loop, and phase margin of at least 52° .
- (a) Specify the required value of H . Sketch Bode plots of the uncompensated loop gain magnitude and phase, as well as the magnitude and phase of your proposed compensator transfer function $G_c(s)$. Label the important features of your plots.
- (b) Construct Bode diagrams of the magnitude and phase of your compensated loop gain $T(s)$, and also of the magnitude of the quantities $T/(1 + T)$ and $1/(1 + T)$.
- (c) Discuss your design. What prevents you from further increasing the crossover frequency? How large is the loop gain at 120 Hz? Can you obtain more loop gain at 120 Hz?




Fig. 9.59 Buck–boost voltage regulator system, Problem 9.9




Fig. 9.60 Experimental measurement of loop gain, Problem 9.10: (a) measurement via voltage injection, (b) measured data

9.10 The loop gain of a certain feedback system is measured, using voltage injection at a point in the forward path of the loop as illustrated in Fig. 9.60a. The data in Fig. 9.60b is obtained. What is $T(s)$? Specify $T(s)$ in factored pole-zero form, and give numerical values for all important features. Over what range of frequencies does the measurement give valid results?

Part III

Magnetics



Basic Magnetics Theory

Magnetics are an integral part of every switching converter. Often, the design of the magnetic devices cannot be isolated from the converter design. The power electronics engineer must not only model and design the converter, but must model and design the magnetics as well. Modeling and designing of magnetics for switching converters is the topic of Part III of this book.

In this chapter, basic magnetics theory is reviewed, including magnetic circuits, inductor modeling, and transformer modeling [85–89]. Loss mechanisms in magnetic devices are described. Winding eddy currents and the proximity effect, a significant loss mechanism in high-current high-frequency windings, are explained in detail [90–95]. Inductor design is introduced in Chap. 11, and transformer design is covered in Chap. 12.

10.1 Review of Basic Magnetics

10.1.1 Basic Relationships

The basic magnetic quantities are illustrated in Fig. 10.1. Also illustrated are the analogous, and perhaps more familiar, electrical quantities. The *magnetomotive force* \mathcal{F} , or scalar potential, between two points x_1 and x_2 is given by the integral of the magnetic field \mathbf{H} along a path connecting the points:

$$\mathcal{F} = \int_{x_1}^{x_2} \mathbf{H} \cdot d\ell \quad (10.1)$$

where $d\ell$ is a vector length element pointing in the direction of the path. The dot product yields the component of \mathbf{H} in the direction of the path. If the magnetic field is of uniform strength H passing through an element of length ℓ as illustrated, then Eq. (10.1) reduces to

$$\mathcal{F} = H\ell \quad (10.2)$$

This is analogous to the electric field of uniform strength E , which induces a voltage $V = E\ell$ between two points separated by distance ℓ .




Fig. 10.1 Comparison of magnetic field H , MMF, flux Φ , and flux density B , with the analogous electrical quantities E , V , I , and J

Figure 10.1 also illustrates a total magnetic flux Φ passing through a surface S having area A_c . The total flux Φ is equal to the integral of the normal component of the flux density B over the surface

$$\Phi = \int_{\text{surface } S} \mathbf{B} \cdot d\mathbf{A} \quad (10.3)$$


where $d\mathbf{A}$ is a vector area element having direction normal to the surface. For a uniform flux density of magnitude B as illustrated, the integral reduces to

$$\Phi = BA_c \quad (10.4)$$

Flux density \mathbf{B} is analogous to the electrical current density \mathbf{J} , and flux Φ is analogous to the electric current I . If a uniform current density of magnitude J passes through a surface of area A_c , then the total current is $I = JA_c$.

Faraday's law relates the voltage induced in a winding to the total flux passing through the interior of the winding. Figure 10.2 illustrates flux $\Phi(t)$ passing through the interior of a loop of

Fig. 10.2 The voltage $v(t)$ induced in a loop of wire is related by Faraday's law to the derivative of the total flux $\Phi(t)$ passing through the interior of the loop






Fig. 10.3 Illustration of Lenz's law in a shorted loop of wire. The flux $\Phi(t)$ induces current $i(t)$, which in turn generates flux $\Phi'(t)$ that tends to oppose changes in $\Phi(t)$

wire. The loop encloses cross-sectional area A_c . According to Faraday's law, the flux induces a voltage $v(t)$ in the wire, given by

$$v(t) = \frac{d\Phi(t)}{dt} \quad (10.5)$$

where the polarities of $v(t)$ and $\Phi(t)$ are defined according to the right-hand rule, as in Fig. 10.2. For a uniform flux distribution, we can express $v(t)$ in terms of the flux density $B(t)$ by substitution of Eq. (10.4):

$$v(t) = A_c \frac{dB(t)}{dt} \quad (10.6)$$

Thus, the voltage induced in a winding is related to the flux Φ and flux density B passing through the interior of the winding.

Lenz's law states that the voltage $v(t)$ induced by the changing flux $\Phi(t)$ in Fig. 10.2 is of the polarity that tends to drive a current through the loop to counteract the flux change. For example, consider the shorted loop of Fig. 10.3. The changing flux $\Phi(t)$ passing through the interior of the loop induces a voltage $v(t)$ around the loop. This voltage, divided by the impedance of the loop conductor, leads to a current $i(t)$ as illustrated. The current $i(t)$ induces a flux $\Phi'(t)$, which tends to oppose the changes in $\Phi(t)$. Lenz's law is invoked later in this chapter, to provide a qualitative understanding of eddy current phenomena.

Ampere's law relates the current in a winding to the magnetomotive force \mathcal{F} and magnetic field \mathbf{H} . The net MMF around a closed path of length ℓ_m is equal to the total current passing through the interior of the path. For example, Fig. 10.4 illustrates a magnetic core, in which a wire carrying current $i(t)$ passes through the window in the center of the core. Let us consider the closed path illustrated, which follows the magnetic field lines around the interior of the core. Ampere's law states that

$$\oint_{closed\ path} \mathbf{H} \cdot d\ell = \text{total current passing through interior of path} \quad (10.7)$$




Fig. 10.4 The net MMF around a closed path is related by Ampere's law to the total current passing through the interior of the path




Fig. 10.5 B - H characteristics: (a) of free space or air, (b) of a typical magnetic core material

The total current passing through the interior of the path is equal to the total current passing through the window in the center of the core, or $i(t)$. If the magnetic field is uniform and of magnitude $H(t)$, then the integral is $H(t)\ell_m$. So for the example of Fig. 10.4, Eq. (10.7) reduces to

$$\mathcal{F}(t) = H(t)\ell_m = i(t) \quad (10.8)$$

Thus, the magnetic field strength $H(t)$ is related to the winding current $i(t)$. We can view winding currents as sources of MMF. Equation (10.8) states that the MMF around the core, $\mathcal{F}(t) = H(t)\ell_m$, is equal to the winding current MMF $i(t)$. The total MMF around the closed loop, accounting for both MMFs, is zero.

The relationship between \mathbf{B} and \mathbf{H} , or equivalently between Φ and \mathcal{F} , is determined by the core material characteristics. Figure 10.5a illustrates the characteristics of free space, or air:

$$\mathbf{B} = \mu_0 \mathbf{H} \quad (10.9)$$

The quantity μ_0 is the permeability of free space, and is equal to $4\pi \cdot 10^{-7}$ Henries per meter in MKS units. Figure 10.5b illustrates the B - H characteristic of a typical iron alloy under high-level sinusoidal steady-state excitation. The characteristic is highly nonlinear, and exhibits both *hysteresis* and *saturation*. The exact shape of the characteristic is dependent on the excitation, and is difficult to predict for arbitrary waveforms.

For purposes of analysis, the core material characteristic of Fig. 10.5b is usually modeled by the linear or piecewise-linear characteristics of Fig. 10.6. In Fig. 10.6a, hysteresis and saturation are ignored. The B - H characteristic is then given by

$$\begin{aligned} \mathbf{B} &= \mu \mathbf{H} \\ \mu &= \mu_r \mu_0 \end{aligned} \quad (10.10)$$

The core material permeability μ can be expressed as the product of the relative permeability μ_r and of μ_0 . Typical values of μ_r lie in the range 10^3 to 10^5 .

The piecewise-linear model of Fig. 10.6b accounts for saturation but not hysteresis. The core material saturates when the magnitude of the flux density B exceeds the saturation flux density B_{sat} . For $|B| < B_{sat}$, the characteristic follows Eq. (10.10). When $|B| > B_{sat}$, the model predicts that the core reverts to free space, with a characteristic having a much smaller




Fig. 10.6 Approximation of the B - H characteristics of a magnetic core material: (a) by neglecting both hysteresis and saturation, (b) by neglecting hysteresis

slope approximately equal to μ_0 . Square-loop materials exhibit this type of abrupt-saturation characteristic, and additionally have a very large relative permeability μ_r . Soft materials exhibit a less abrupt saturation characteristic, in which μ gradually decreases as H is increased. Typical values of B_{sat} are 1 to 2 Tesla for iron laminations and silicon steel, 0.5 to 1 Tesla for powdered iron and molypermalloy materials, and 0.25 to 0.5 Tesla for ferrite materials.

Unit systems for magnetic quantities are summarized in Table 10.1. The MKS system is used throughout this book. The unratinalized CGS system also continues to find some use. Conversions between these systems are listed.

Table 10.1 Units for magnetic quantities

| Quantity | MKS | Unratinalized CGS | Conversions |
|------------------------|---------------------|-------------------|--|
| Core material equation | $B = \mu_0 \mu_r H$ | $B = \mu_r H$ | |
| B | Tesla | Gauss | $1 \text{ T} = 10^4 \text{ G}$ |
| H | Ampere/meter | Oersted | $1 \text{ A/m} = 4\pi \cdot 10^{-3} \text{ Oe}$ |
| Φ | Weber | Maxwell | $1 \text{ Wb} = 10^8 \text{ Mx}$ $1 \text{ T} = 1 \text{ Wb/m}^2$ |

Figure 10.7 summarizes the relationships between the basic electrical and magnetic quantities of a magnetic device. The winding voltage $v(t)$ is related to the core flux and flux density via Faraday's law. The winding current $i(t)$ is related to the magnetic field strength via Ampere's law. The core material characteristics relate B and H .

We can now determine the electrical terminal characteristics of the simple inductor of Fig. 10.8a. A winding of n turns is placed on a core having permeability μ . Faraday's law states that the flux $\Phi(t)$ inside the core induces a voltage $v_{turn}(t)$ in each turn of the winding, given by

$$v_{turn}(t) = \frac{d\Phi(t)}{dt} \quad (10.11)$$

Since the same flux $\Phi(t)$ passes through each turn of the winding, the total winding voltage is

Fig. 10.7 Summary of the steps in determination of the terminal electrical $i-v$ characteristics of a magnetic element






Fig. 10.8 Inductor example:
(a) inductor geometry, (b) application of Ampere's law



$$v(t) = nv_{turn}(t) = n \frac{d\Phi(t)}{dt} \quad (10.12)$$

Equation (10.12) can be expressed in terms of the average flux density $B(t)$ by substitution of Eq. (10.4):

$$v(t) = nA_c \frac{dB(t)}{dt} \quad (10.13)$$

where the average flux density $B(t)$ is $\Phi(t)/A_c$.

The use of Ampere's law is illustrated in Fig. 10.8b. A closed path is chosen which follows an average magnetic field line around the interior of the core. The length of this path is called the *mean magnetic path length* ℓ_m . If the magnetic field strength $H(t)$ is uniform, then Ampere's law states that $H\ell_m$ is equal to the total current passing through the interior of the path, that is, the net current passing through the window in the center of the core. Since there are n turns of wire passing through the window, each carrying current $i(t)$, the net current passing through the window is $ni(t)$. Hence, Ampere's law states that

$$H(t)\ell_m = ni(t) \quad (10.14)$$

Let us model the core material characteristics by neglecting hysteresis but accounting for saturation, as follows:

$$B = \begin{cases} B_{sat} & \text{for } H \geq B_{sat}/\mu \\ \mu H & \text{for } |H| < B_{sat}/\mu \\ -B_{sat} & \text{for } H \leq -B_{sat}/\mu \end{cases} \quad (10.15)$$

The B - H characteristic saturated slope μ_0 is much smaller than μ , and is ignored here. A characteristic similar to Fig. 10.6b is obtained. The current magnitude I_{sat} at the onset of saturation can be found by substitution of $H = B_{sat}/\mu$ into Eq. (10.14). The result is

$$I_{sat} = \frac{B_{sat}\ell_m}{\mu n} \quad (10.16)$$

We can now eliminate B and H from Eqs. (10.13) to (10.15), and solve for the electrical terminal characteristics. For $|I| < I_{sat}$, $B = \mu H$. Equation (10.13) then becomes

$$v(t) = \mu n A_c \frac{dH(t)}{dt} \quad (10.17)$$

Substitution of Eq. (10.14) into Eq. (10.17) to eliminate $H(t)$ then leads to

$$v(t) = \frac{\mu n^2 A_c}{\ell_m} \frac{di(t)}{dt} \quad (10.18)$$

which is of the form

$$v(t) = L \frac{di(t)}{dt} \quad (10.19)$$

with

$$L = \frac{\mu n^2 A_c}{\ell_m} \quad (10.20)$$

So the device behaves as an inductor for $|I| < I_{sat}$. When $|I| > I_{sat}$, then the flux density $B(t) = B_{sat}$ is constant. Faraday's law states that the terminal voltage is then

$$v(t) = n A_c \frac{dB_{sat}}{dt} = 0 \quad (10.21)$$

When the core saturates, the magnetic device behavior approaches a short circuit. The device behaves as an inductor only when the winding current magnitude is less than I_{sat} . Practical inductors exhibit some small residual inductance due to their nonzero saturated permeabilities; nonetheless, in saturation the inductor impedance is greatly reduced, and large inductor currents may result.

10.1.2 Magnetic Circuits

Figure 10.9a illustrates uniform flux and magnetic field inside an element having permeability μ , length ℓ , and cross-sectional area A_c . The MMF between the two ends of the element is

$$\mathcal{F} = H\ell \quad (10.22)$$




Fig. 10.9 An element containing magnetic flux (a), and its equivalent magnetic circuit (b)

Since $H = B/\mu$ and $B = \Phi/A_c$, we can express \mathcal{F} as

$$\mathcal{F} = \frac{\ell}{\mu A_c} \Phi \quad (10.23)$$

This equation is of the form

$$\mathcal{F} = \Phi \mathcal{R} \quad (10.24)$$

with

$$\mathcal{R} = \frac{\ell}{\mu A_c} \quad (10.25)$$

Equation (10.24) resembles Ohm's law. This equation states that the magnetic flux through an element is proportional to the MMF across the element. The constant of proportionality, or the reluctance \mathcal{R} , is analogous to the resistance R of an electrical conductor. Indeed, we can construct a lumped-element magnetic circuit model that corresponds to Eq. (10.24), as in Fig. 10.9b. In this magnetic circuit model, voltage and current are replaced by MMF and flux, while the element characteristic, Eq. (10.24), is represented by the analog of a resistor, having reluctance \mathcal{R} .

Complicated magnetic structures, composed of multiple windings and multiple heterogeneous elements such as cores and air gaps, can be represented using equivalent magnetic circuits. These magnetic circuits can then be solved using conventional circuit analysis, to determine the various fluxes, MMFs, and terminal voltages and currents. Kirchhoff's laws apply to magnetic circuits, and follow directly from Maxwell's equations. The analog of Kirchhoff's current law holds because the divergence of \mathbf{B} is zero, and hence magnetic flux lines are continuous and cannot end. Therefore, any flux line that enters a node must leave the node. As illustrated in Fig. 10.10, the total flux entering a node must be zero. The analog of Kirchhoff's voltage law follows from Ampere's law, Eq. (10.7). The left-hand-side integral in Eq. (10.7) is the sum of the MMFs across the reluctances around the closed path. The right-hand-side of Eq. (10.7) states that currents in windings are sources of MMF. An n -turn winding carrying current $i(t)$ can be modeled as an MMF source, analogous to a voltage source, of value $ni(t)$. When these MMF sources are included, the total MMF around a closed path is zero.

Consider the inductor with air gap of Fig. 10.11a. A closed path following the magnetic field lines is illustrated. This path passes through the core, of permeability μ and length ℓ_c , and across the air gap, of permeability μ_0 and length ℓ_g . The cross-sectional areas of the core and air gap are approximately equal. Application of Ampere's law for this path leads to

$$\mathcal{F}_c + \mathcal{F}_g = ni \quad (10.26)$$




Fig. 10.10 Kirchhoff's current law, applied to magnetic circuits: the net flux entering a node must be zero. (a) physical element, in which three legs of a core meet at a node; (b) magnetic circuit model




Fig. 10.11 Inductor with air gap example: (a) physical geometry; (b) magnetic circuit model

where \mathcal{F}_c and \mathcal{F}_g are the MMFs across the core and air gap, respectively. The core and air gap characteristics can be modeled by reluctances as in Fig. 10.9 and Eq. (10.25); the core reluctance \mathcal{R}_c and air gap reluctance \mathcal{R}_g are given by

$$\begin{aligned}\mathcal{R}_c &= \frac{\ell_c}{\mu A_c} \\ \mathcal{R}_g &= \frac{\ell_g}{\mu_0 A_c}\end{aligned}\quad (10.27)$$

A magnetic circuit corresponding to Eqs. (10.26) and (10.27) is given in Fig. 10.11b. The winding is a source of MMF, of value ni . The core and air gap reluctances are effectively in series. The solution of the magnetic circuit is

$$ni = \Phi(\mathcal{R}_c + \mathcal{R}_g) \quad (10.28)$$

The flux $\Phi(t)$ passes through the winding, and so we can use Faraday's law to write

$$v(t) = n \frac{d\Phi(t)}{dt} \quad (10.29)$$

Use of Eq. (10.28) to eliminate $\Phi(t)$ yields




Fig. 10.12 Effect of air gap on the magnetic circuit Φ vs. ni characteristics. The air gap increases the current I_{sat} at the onset of core saturation

$$v(t) = \frac{n^2}{\mathcal{R}_c + \mathcal{R}_g} \frac{di(t)}{dt} \quad (10.30)$$

Therefore, the inductance L is

$$L = \frac{n^2}{\mathcal{R}_c + \mathcal{R}_g} \quad (10.31)$$

The air gap increases the total reluctance of the magnetic circuit, and decreases the inductance.

Air gaps are employed in practical inductors for two reasons. With no air gap ($\mathcal{R}_g = 0$), the inductance is directly proportional to the core permeability μ . This quantity is dependent on temperature and operating point, and is difficult to control. Hence, it may be difficult to construct an inductor having a well-controlled value of L . Addition of an air gap having a reluctance \mathcal{R}_g greater than \mathcal{R}_c causes the value of L in Eq. (10.31) to be insensitive to variations in μ .

Addition of an air gap also allows the inductor to operate at higher values of winding current $i(t)$ without saturation. The total flux Φ is plotted vs. the winding MMF ni in Fig. 10.12. Since Φ is proportional to B , and when the core is not saturated ni is proportional to the magnetic field strength H in the core, Fig. 10.12 has the same shape as the core B - H characteristic. When the core is not saturated, Φ is related to ni according to the linear relationship of Eq. (10.28). When the core saturates, Φ is equal to

$$\Phi_{sat} = B_{sat}A_c \quad (10.32)$$

The winding current I_{sat} at the onset of saturation is found by substitution of Eq. (10.32) into (10.28):

$$I_{sat} = \frac{B_{sat}A_c}{n}(\mathcal{R}_c + \mathcal{R}_g) \quad (10.33)$$

The Φ - ni characteristics are plotted in Fig. 10.12 for two cases: (a) air gap present, and (b) no air gap ($\mathcal{R}_g = 0$). It can be seen that I_{sat} is increased by addition of an air gap. Thus, the air gap allows increase of the saturation current, at the expense of decreased inductance.

10.2 Transformer Modeling

Consider next the two-winding transformer of Fig. 10.13. The core has cross-sectional area A_c , mean magnetic path length ℓ_m , and permeability μ . An equivalent magnetic circuit is given in Fig. 10.14. The core reluctance is




Fig. 10.13 A two-winding transformer




Fig. 10.14 Magnetic circuit that models the two-winding transformer of Fig. 10.13

$$\mathcal{R} = \frac{\ell_m}{\mu A_c} \quad (10.34)$$

Since there are two windings in this example, it is necessary to determine the relative polarities of the MMF generators. Ampere's law states that

$$\mathcal{F}_c = n_1 i_1 + n_2 i_2 \quad (10.35)$$

The MMF generators are additive, because the currents i_1 and i_2 pass in the same direction through the core window. Solution of Fig. 10.14 yields

$$\Phi \mathcal{R} = n_1 i_1 + n_2 i_2 \quad (10.36)$$

This expression could also be obtained by substitution of $\mathcal{F}_c = \Phi \mathcal{R}$ into Eq. (10.35).

10.2.1 The Ideal Transformer

In the ideal transformer, the core reluctance \mathcal{R} approaches zero. This causes the core MMF $\mathcal{F}_c = \Phi \mathcal{R}$ also to approach zero. Equation (10.35) then becomes

$$0 = n_1 i_1 + n_2 i_2 \quad (10.37)$$

Also, by Faraday's law, we have

$$v_1 = n_1 \frac{d\Phi}{dt} \quad (10.38)$$

$$v_2 = n_2 \frac{d\Phi}{dt}$$

Note that Φ is the same in both equations above: the same total flux links both windings. Elimination of Φ leads to




Fig. 10.15 Ideal transformer symbol

$$\frac{d\Phi}{dt} = \frac{v_1}{n_1} = \frac{v_2}{n_2} \quad (10.39)$$

Equations (10.37) and (10.39) are the equations of the ideal transformer:

$$\frac{v_1}{n_1} = \frac{v_2}{n_2} \quad \text{and} \quad n_1 i_1 + n_2 i_2 = 0 \quad (10.40)$$

The ideal transformer symbol of Fig. 10.15 is defined by Eq. (10.40).

10.2.2 The Magnetizing Inductance

For the actual case in which the core reluctance \mathcal{R} is nonzero, we have

$$\Phi \mathcal{R} = n_1 i_1 + n_2 i_2 \quad \text{with} \quad v_1 = n_1 \frac{d\Phi}{dt} \quad (10.41)$$

Elimination of Φ yields

$$v_1 = \frac{n_1^2}{\mathcal{R}} \frac{d}{dt} \left[i_1 + \frac{n_2}{n_1} i_2 \right] \quad (10.42)$$

This equation is of the form

$$v_1 = L_M \frac{di_M}{dt} \quad (10.43)$$

where

$$\begin{aligned} L_M &= \frac{n_1^2}{\mathcal{R}} \\ i_M &= i_1 + \frac{n_2}{n_1} i_2 \end{aligned} \quad (10.44)$$

are the *magnetizing inductance* and *magnetizing current*, referred to the primary winding. An equivalent circuit is illustrated in Fig. 10.16.

Figure 10.16 coincides with the transformer model introduced in Chap. 6. The magnetizing inductance models the magnetization of the core material. It is a real, physical inductor, which exhibits saturation and hysteresis. All physical transformers must contain a magnetizing inductance. For example, suppose that we disconnect the secondary winding. We are then left with a single winding on a magnetic core—an inductor. Indeed, the equivalent circuit of Fig. 10.16




Fig. 10.16 Transformer model including magnetizing inductance

predicts this behavior, via the magnetizing inductance. The magnetizing current causes the ratio of the winding currents to differ from the turns ratio.

The transformer saturates when the core flux density $B(t)$ exceeds the saturation flux density B_{sat} . When the transformer saturates, the magnetizing current $i_M(t)$ becomes large, the impedance of the magnetizing inductance becomes small, and the transformer windings become short circuits. It should be noted that large winding currents $i_1(t)$ and $i_2(t)$ do not necessarily cause saturation: if these currents obey Eq. (10.37), then the magnetizing current is zero and there is no net magnetization of the core. Rather, saturation of a transformer is a function of the applied volt-seconds. The magnetizing current is given by

$$i_M(t) = \frac{1}{L_M} \int v_1(t) dt \quad (10.45)$$

Alternatively, Eq. (10.45) can be expressed in terms of the core flux density $B(t)$ as

$$B(t) = \frac{1}{n_1 A_c} \int v_1(t) dt \quad (10.46)$$

The flux density and magnetizing current will become large enough to saturate the core when the applied volt-seconds λ_1 is too large, where λ_1 is defined for a periodic ac voltage waveform as

$$\lambda_1 = \int_1^{t_2} v_1(t) dt \quad (10.47)$$

The limits are chosen such that the integral is taken over the positive portion of the applied periodic voltage waveform.

To fix a saturating transformer, the flux density should be decreased by increasing the number of turns, or by increasing the core cross-sectional area A_c . Adding an air gap has no effect on saturation of conventional transformers, since it does not modify Eq. (10.46). An air gap simply makes the transformer less ideal, by decreasing L_M and increasing $i_M(t)$ without changing $B(t)$. Saturation mechanisms in transformers differ from those of inductors, because transformer saturation is determined by the applied winding voltage waveforms, rather than the applied winding currents.

10.2.3 Leakage Inductances

In practice, there is some flux which links one winding but not the other, by “leaking” into the air or by some other mechanism. As illustrated in Fig. 10.17, this flux leads to *leakage inductance*.




Fig. 10.17 Leakage flux in a two-winding transformer: (a) transformer geometry, (b) an equivalent system




Fig. 10.18 Two-winding transformer equivalent circuit, including magnetizing inductance referred to primary, and primary and secondary leakage inductances

tance, i.e., additional effective inductances that are in series with the windings. A topologically equivalent structure is illustrated in Fig. 10.17b, in which the leakage fluxes $\Phi_{\ell 1}$ and $\Phi_{\ell 2}$ are shown explicitly as separate inductors.

Figure 10.18 illustrates a transformer electrical equivalent circuit model, including series inductors $L_{\ell 1}$ and $L_{\ell 2}$ which model the leakage inductances. These leakage inductances cause the terminal voltage ratio $v_2(t)/v_1(t)$ to differ from the ideal turns ratio n_2/n_1 . In general, the terminal equations of a two-winding transformer can be written

$$\begin{bmatrix} v_1(t) \\ v_2(t) \end{bmatrix} = \begin{bmatrix} L_{11} & L_{12} \\ L_{12} & L_{22} \end{bmatrix} \frac{d}{dt} \begin{bmatrix} i_1(t) \\ i_2(t) \end{bmatrix} \quad (10.48)$$

The quantity L_{12} is called the *mutual inductance*, and is given by

$$L_{12} = \frac{n_1 n_2}{\mathcal{R}} = \frac{n_2}{n_1} L_M \quad (10.49)$$

The quantities L_{11} and L_{22} are called the primary and secondary *self-inductances*, given by

$$\begin{aligned} L_{11} &= L_{\ell 1} + \frac{n_1}{n_2} L_{12} \\ L_{22} &= L_{\ell 2} + \frac{n_2}{n_1} L_{12} \end{aligned} \quad (10.50)$$

Note that Eq. (10.48) does not explicitly identify the physical turns ratio n_2/n_1 . Rather, Eq. (10.48) expresses the transformer behavior as a function of electrical quantities alone. Equation (10.48) can be used, however, to define the *effective turns ratio*

$$n_e = \sqrt{\frac{L_{22}}{L_{11}}} \quad (10.51)$$

and the *coupling coefficient*

$$k = \frac{L_{12}}{\sqrt{L_{11} L_{22}}} \quad (10.52)$$

The coupling coefficient k lies in the range $0 \leq k \leq 1$, and is a measure of the degree of magnetic coupling between the primary and secondary windings. In a transformer with perfect coupling, the leakage inductances $L_{\ell 1}$ and $L_{\ell 2}$ are zero. The coupling coefficient k is then equal to 1. Construction of low-voltage transformers having coupling coefficients in excess of 0.99 is quite feasible. When the coupling coefficient is close to 1, then the effective turns ratio n_e is approximately equal to the physical turns ratio n_2/n_1 .

10.3 Loss Mechanisms in Magnetic Devices

10.3.1 Core Loss

Energy is required to effect a change in the magnetization of a core material. Not all of this energy is recoverable in electrical form; a fraction is lost as heat. This power loss can be observed electrically as hysteresis of the B - H loop.

Consider an n -turn inductor excited by periodic waveforms $v(t)$ and $i(t)$ having frequency f . The net energy that flows into the inductor over one cycle is

$$W = \int_{\text{one cycle}} v(t)i(t)dt \quad (10.53)$$

We can relate this expression to the core B - H characteristic: substitute $B(t)$ for $v(t)$ using Faraday's law, Eq. (10.13), and substitute $H(t)$ for $i(t)$ using Ampere's law, i.e., Eq. (10.14):

$$\begin{aligned} W &= \int_{\text{one cycle}} \left(nA_c \frac{dB(t)}{dt} \right) \left(\frac{H(t)\ell_m}{n} \right) dt \\ &= (A_c \ell_m) \int_{\text{one cycle}} H dB \end{aligned} \quad (10.54)$$

The term $A_c \ell_m$ is the volume of the core, while the integral is the area of the B - H loop:

$$(\text{energy lost per cycle}) = (\text{core volume})(\text{area of } B - H \text{ loop}) \quad (10.55)$$

The *hysteresis power loss* P_H is equal to the energy lost per cycle, multiplied by the excitation frequency f :

$$P_H = (f)(A_c \ell_m) \int_{\text{one cycle}} H dB \quad (10.56)$$

To the extent that the size of the hysteresis loop is independent of frequency, hysteresis loss increases directly with operating frequency.

Magnetic core materials are iron alloys that, unfortunately, are also good electrical conductors. As a result, ac magnetic fields can cause electrical *eddy currents* to flow within the core material itself. An example is illustrated in Fig. 10.19. The ac flux $\Phi(t)$ passes through the core. This induces eddy currents $i(t)$ which, according to Lenz's law, flow in paths that oppose the time-varying flux $\Phi(t)$. These eddy currents cause $i^2 R$ losses in the resistance of the core material. The eddy current losses are especially significant in high-frequency applications.

According to Faraday's law, the ac flux $\Phi(t)$ induces voltage in the core, which drives the current around the paths illustrated in Fig. 10.19. Since the induced voltage is proportional to the derivative of the flux, the voltage magnitude increases directly with the excitation frequency f . If the impedance of the core material is purely resistive and independent of frequency, then the magnitude of the induced eddy currents also increases directly with f . This implies that the $i^2 R$ eddy current losses should increase as f^2 . In power ferrite materials, the core material impedance magnitude actually decreases with increasing f . Over the useful frequency range, the eddy current losses typically increase faster than f^2 .

There is a basic tradeoff between saturation flux density and core loss. Use of a high operating flux density leads to reduced size, weight, and cost. Silicon steel and similar materials exhibit saturation flux densities of 1.5 to 2 T. Unfortunately, these core materials exhibit high core loss. In particular, the low resistivity of these materials leads to high eddy current loss. Hence, these materials are suitable for filter inductor and low-frequency transformer applications. The core material is produced in laminations or thin ribbons, to reduce the eddy current magnitude. Other ferrous alloys may contain molybdenum, cobalt, or other elements, and exhibit somewhat lower core loss as well as somewhat lower saturation flux densities.




Fig. 10.19 Eddy currents in an iron core

Iron alloys are also employed in powdered cores, containing ferromagnetic particles of sufficiently small diameter such that eddy currents are small. These particles are bound together using an insulating medium. Powdered iron and molybdenum permalloy powder cores exhibit typical saturation flux densities of 0.6 to 0.8 T, with core losses significantly lower than laminated ferrous alloy materials. The insulating medium behaves effectively as a distributed air gap, and hence these cores have relatively low permeability. Powder cores find application as transformers at frequencies of several kHz, and as filter inductors in high frequency (100 kHz) switching converters.

Amorphous alloys exhibit low hysteresis loss. Core conductivity and eddy current losses are somewhat lower than ferrous alloys, but higher than ferrites. Saturation flux densities in the range 0.6 to 1.5 T are obtained.

Ferrite cores are ceramic materials having low saturation flux density, 0.25 to 0.5 T. Their resistivities are much higher than other materials, and hence eddy current losses are much smaller. Manganese-zinc ferrite cores find widespread use as inductors and transformers in converters having switching frequencies of 10 kHz to 1 MHz. Nickel-zinc ferrite materials can be employed at yet higher frequencies.

Figure 10.20 contains typical total core loss data, for a certain ferrite material. Power loss density, in Watts per cubic centimeter of core material, is plotted as a function of sinusoidal excitation frequency f and peak ac flux density ΔB . At a given frequency, the core loss P_{fe} can be approximated by an empirical function of the form

$$P_{fe} = K_{fe}(\Delta B)^\beta A_c \ell_m \quad (10.57)$$

The parameters K_{fe} and β are determined by fitting Eq. (10.57) to the manufacturer's published data. Typical values of β for ferrite materials operating in their intended range of ΔB and f lie in the range 2.6 to 2.8. The constant of proportionality K_{fe} increases rapidly with excitation frequency f . The dependence of K_{fe} on f can also be approximated by empirical formulae that are fitted to the manufacturer's published data; a fourth-order polynomial or a function of the form $K_{fe0}f^\xi$ are sometimes employed for this purpose. Parameters in empirical formulae fitted to data measured under sinusoidal excitation can be used to improve prediction of ferrite core loss with nonsinusoidal waveforms, as described in [96].




Fig. 10.20 Typical core loss data for a high-frequency power ferrite material. Power loss density is plotted vs. peak ac flux density ΔB , for sinusoidal excitation

10.3.2 Low-Frequency Copper Loss

Significant loss also occurs in the resistance of the copper windings. This is also a major determinant of the size of a magnetic device: if copper loss and winding resistance were irrelevant, then inductor and transformer elements could be made arbitrarily small by use of many small turns of small wire.

Figure 10.21 contains an equivalent circuit of a winding, in which element R models the winding resistance. The copper loss of the winding is

$$P_{cu} = I_{rms}^2 R \quad (10.58)$$

where I_{rms} is the rms value of $i(t)$. The dc resistance of the winding conductor can be expressed as

$$R = \rho \frac{\ell_b}{A_w} \quad (10.59)$$

where A_w is the wire bare cross-sectional area, and ℓ_b is the length of the wire. The resistivity ρ is equal to $1.724 \cdot 10^{-6} \Omega\text{-cm}$ for soft-annealed copper at room temperature. This resistivity increases to $2.3 \cdot 10^{-6} \Omega\text{-cm}$ at 100°C .

If a core has a *mean length per turn* given by MLT , then an n turn winding on this core will have length $\ell_b = nMLT$. The resistance of this winding will be:

$$R = \rho \frac{n(MLT)}{A_w} \quad (10.60)$$

Appendix B contains tables of the mean lengths per turn of standard ferrite core shapes, as well as the areas of standard American wire gauges.

10.4 Eddy Currents in Winding Conductors

Eddy currents also cause power losses in winding conductors. This can lead to copper losses significantly in excess of the value predicted by Eqs. (10.58) and (10.59). The specific conductor eddy current mechanisms are called the *skin effect* and the *proximity effect*. These mechanisms are most pronounced in high-current conductors of multi-layer windings, particularly in high-frequency converters.

10.4.1 Introduction to the Skin and Proximity Effects

Figure 10.22a illustrates a current $i(t)$ flowing through a solitary conductor. This current induces magnetic flux $\Phi(t)$, whose flux lines follow circular paths around the current as shown. According to Lenz's law, the ac flux in the conductor induces eddy currents, which flow in a manner that tends to oppose the ac flux $\Phi(t)$. Figure 10.22b illustrates the paths of the eddy currents. It can be seen that the eddy currents tend to reduce the net current density in the center of the conductor, and increase the net current density near the surface of the conductor.

The current distribution within the conductor can be found by solution of Maxwell's equations. For a sinusoidal current $i(t)$ of frequency f , the result is that the current density is greatest




Fig. 10.21 Winding equivalent circuit that models copper loss




Fig. 10.22 The skin effect: (a) current $i(t)$ induces flux $\Phi(t)$, which in turn induces eddy currents in conductor; (b) the eddy currents tend to oppose the current $i(t)$ in the center of the wire, and increase the current on the surface of the wire




Fig. 10.23 Penetration depth δ , as a function of frequency f , for copper wire

at the surface of the conductor. The current density is an exponentially decaying function of distance into the conductor, with characteristic length δ known as the *penetration depth* or *skin depth*. The penetration depth is given by

$$\delta = \sqrt{\frac{\rho}{\pi \mu f}} \quad (10.61)$$

For a copper conductor, the permeability μ is equal to μ_0 , and the resistivity ρ is given in Sect. 10.3.2. At 100°C, the penetration depth of a copper conductor is

$$\delta = \frac{7.5}{\sqrt{f}} \text{ cm} \quad (10.62)$$

with f expressed in Hz. The penetration depth of copper conductors is plotted in Fig. 10.23, as a function of frequency f . For comparison, the wire diameters d of standard American Wire

Gauge (AWG) conductors are also listed. It can be seen that $d/\delta = 1$ for AWG #40 at approximately 500 kHz, while $d/\delta = 1$ for AWG #22 at approximately 10 kHz.

The skin effect causes the resistance and copper loss of solitary large-diameter wires to increase at high frequency. High-frequency currents do not penetrate to the center of the conductor. The current crowds at the surface of the wire, the inside of the wire is not utilized, and the effective wire cross-sectional area is reduced. However, the skin effect alone is not sufficient to explain the increased high-frequency copper losses observed in multiple-layer transformer windings.

A conductor that carries a high-frequency current $i(t)$ induces copper loss in an adjacent conductor by a phenomenon known as the *proximity effect*. Figure 10.24 illustrates two copper foil conductors that are placed in close proximity to each other. Conductor 1 carries a high-frequency sinusoidal current $i(t)$, whose penetration depth δ is much smaller than the thickness h of conductors 1 or 2. Conductor 2 is open-circuited, so that it carries a net current of zero. However, it is possible for eddy currents to be induced in conductor 2 by the current $i(t)$ flowing in conductor 1.

The current $i(t)$ flowing in conductor 1 generates a flux $\Phi(t)$ in the space between conductors 1 and 2; this flux attempts to penetrate conductor 2. By Lenz's law, a current is induced on the adjacent (left) side of conductor 2, which tends to oppose the flux $\Phi(t)$. If the conductors are closely spaced, and if $h \gg \delta$, then the induced current will be equal and opposite to the current $i(t)$, as illustrated in Fig. 10.24.

Since conductor 2 is open-circuited, the net current in conductor 2 must be zero. Therefore, a current $+i(t)$ flows on the right-side surface of conductor 2. So the current flowing in conductor 1 induces a current that circulates on the surfaces of conductor 2.

Figure 10.25 illustrates the proximity effect in a simple transformer winding. The primary winding consists of three series-connected turns of copper foil, having thickness $h \gg \delta$, and carrying net current $i(t)$. The copper foil is a strip of copper whose width is the same as the height of the core window; this strip is wound around a leg of the core. Consequently, each turn of this foil comprises one layer of the winding, as illustrated in Fig. 10.25b. The secondary winding is identical; to the extent that the magnetizing current is small, the secondary turns carry net current $-i(t)$. The windings pass through the window of a magnetic core; the magnetic core material encloses the mutual flux of the transformer.

The high-frequency sinusoidal current $i(t)$ flows on the right surface of primary layer 1, adjacent to layer 2. This induces a copper loss in layer 1, which can be calculated as follows. Let R_{dc} be the dc resistance of layer 1, given by Eq. (10.59), and let I be the rms value of $i(t)$. The skin effect causes the copper loss in layer 1 to be equal to the loss in a conductor of thickness δ with uniform current density. This reduction of the conductor thickness from h to δ effectively increases the resistance by the same factor. Hence, layer 1 can be viewed as having an "ac resistance" given by




Fig. 10.24 The proximity effect in adjacent copper foil conductors. Conductor 1 carries current $i(t)$. Conductor 2 is open-circuited




Fig. 10.25 A simple transformer example illustrating the proximity effect: (a) effective core geometry (left) and winding geometry (top view) (right), (b) winding geometry (side view of core window) with one turn per layer, (c) distribution of currents on surfaces of conductors

$$R_{ac} = \frac{h}{\delta} R_{dc} \quad (10.63)$$

The copper loss in layer 1 is

$$P_1 = I^2 R_{ac} \quad (10.64)$$

The proximity effect causes a current to be induced in the adjacent (left-side) surface of primary layer 2, which tends to oppose the flux generated by the current of layer 1. If the

conductors are closely spaced, and if $h \gg \delta$, then the induced current will be equal and opposite to the current $i(t)$, as illustrated in Fig. 10.25c. Hence, current $-i(t)$ flows on the left surface of the second layer. Since layers 1 and 2 are connected in series, they must both conduct the same net current $i(t)$. As a result, a current $+2i(t)$ must flow on the right-side surface of layer 2.

The current flowing on the left surface of layer 2 has the same magnitude as the current of layer 1, and hence the copper loss is the same: P_1 . The current flowing on the right surface of layer 2 has rms magnitude $2I$; hence, it induces copper loss $(2I)^2 R_{ac} = 4P_1$. The total copper loss in primary layer 2 is therefore

$$P_2 = P_1 + 4P_1 = 5P_1 \quad (10.65)$$

The copper loss in the second layer is five times as large as the copper loss in the first layer!

The current $2i(t)$ flowing on the right surface of layer 2 induces a flux $2\Phi(t)$ as illustrated in Fig. 10.25c. This causes an opposing current $-2i(t)$ to flow on the adjacent (left) surface of primary layer 3. Since layer 3 must also conduct net current $i(t)$, a current $+3i(t)$ flows on the right surface of layer 3. The total copper loss in layer 3 is

$$p_3 = (2^2 + 3^2)P_1 = 13P_1 \quad (10.66)$$

Likewise, the copper loss in layer m of a multiple-layer winding can be written

$$P_m = I^2 \left[(m-1)^2 + m^2 \right] \left(\frac{h}{\delta} R_{dc} \right) \quad (10.67)$$

It can be seen that the copper loss compounds very quickly in a multiple-layer winding.

The total copper loss in the three-layer primary winding is $P_1 + 5P_1 + 13P_1$, or $19P_1$. More generally, if the winding contains a total of M layers, then the total copper loss is

$$\begin{aligned} P &= I^2 \left(\frac{h}{\delta} R_{dc} \right) \sum_{m=1}^M [(m-1)^2 + m^2] \\ &= I^2 \left(\frac{h}{\delta} R_{dc} \right) \frac{M}{3} (2M^2 + 1) \end{aligned} \quad (10.68)$$

If a dc or low-frequency ac current of rms amplitude I were applied to the M -layer winding, its copper loss would be $P_{dc} = I^2 M R_{dc}$. Hence, the proximity effect increases the copper loss by the factor

$$F_R = \frac{P}{P_{dc}} = \frac{1}{3} \left(\frac{h}{\delta} \right) (2M^2 + 1) \quad (10.69)$$

This expression is valid for a foil winding having $h \gg \delta$.

As illustrated in Fig. 10.25c, the surface currents in the secondary winding are symmetrical, and hence the secondary winding has the same conduction loss.

The example above and the associated equations are limited to $h \gg \delta$ and to the winding geometry shown. The equations do not quantify the behavior for $h \sim \delta$, nor for round conductors, nor are the equations sufficiently general to cover the more complicated winding geometries often encountered in the magnetic devices of switching converters. Optimum designs may, in fact, occur with conductor thicknesses in the vicinity of one penetration depth. The discussions of the following sections allow computation of proximity losses in more general circumstances.

10.4.2 Leakage Flux in Windings

As described above, an externally applied magnetic field will induce eddy currents to flow in a conductor, and thereby induce copper loss. To understand how magnetic fields are oriented in windings, let us consider the simple two-winding transformer illustrated in Fig. 10.26. In this example, the core has large permeability $\mu \gg \mu_0$. The primary winding consists of eight turns of wire arranged in two layers, and each turn carries current $i(t)$ in the direction indicated. The secondary winding is identical to the primary winding, except that the current polarity is reversed.

Flux lines for typical operation of this transformer are sketched in Fig. 10.26b. As described in Sect. 10.2, a relatively large mutual flux is present, which magnetizes the core. In addition, leakage flux is present, which does not completely link both windings. Because of the symmetry of the winding geometry in Fig. 10.26, the leakage flux runs approximately vertically through the windings.

To determine the magnitude of the leakage flux, we can apply Ampere's law. Consider the closed path taken by one of the leakage flux lines, as illustrated in Fig. 10.27. Since the core has





Fig. 10.26 Two-winding transformer example: (a) core and winding geometry, (b) typical flux distribution

Fig. 10.27 Analysis of leakage flux using Ampere's law, for the transformer of Fig. 10.26






Fig. 10.28 MMF diagram for the transformer winding example of Figs. 10.26 and 10.27

large permeability, we can assume that the MMF induced in the core by this flux is negligible, and that the total MMF around the path is dominated by the MMF $\mathcal{F}(x)$ across the core window. Hence, Ampere's law states that the net current enclosed by the path is equal to the MMF across the air gap:

$$\text{Enclosed current} = \mathcal{F}(x) = H(x)\ell_w \quad (10.70)$$

where ℓ_w is the height of the window as shown in Fig. 10.27. The net current enclosed by the path depends on the number of primary and secondary conductors enclosed by the path, and is therefore a function of the horizontal position x . The first layer of the primary winding consists of 4 turns, each carrying current $i(t)$. So when the path encloses only the first layer of the primary winding, then the enclosed current is $4i(t)$ as shown in Fig. 10.28. Likewise, when the path encloses both layers of the primary winding, then the enclosed current is $8i(t)$. When the path encloses the entire primary, plus layer 2 of the secondary winding, then the net enclosed current is $8i(t) - 4i(t) = 4i(t)$. The MMF $\mathcal{F}(x)$ across the core window is zero outside the winding, and rises to a maximum of $8i(t)$ at the interface between the primary and secondary windings. Since $H(x) = \mathcal{F}(x)/\ell_w$, the magnetic field intensity $H(x)$ is proportional to the sketch of Fig. 10.28.

It should be noted that the shape of the $\mathcal{F}(x)$ curve in the vicinity of the winding conductors depends on the distribution of the current within the conductors. Since this distribution is not yet known, the $\mathcal{F}(x)$ curve of Fig. 10.28 is arbitrarily drawn as straight line segments.

In general, the magnetic fields that surround conductors and lead to eddy currents must be determined using finite element analysis or other similar methods. However, in a large class of coaxial solenoidal winding geometries, the magnetic field lines are nearly parallel to the winding layers. As shown below, we can then obtain an analytical solution for the proximity losses.

10.4.3 Foil Windings and Layers

The winding symmetry described in the previous section allows simplification of the analysis. For the purposes of determining leakage inductance and winding eddy currents, a layer consisting of n_ℓ turns of round wire carrying current $i(t)$ can be approximately modeled as an effective




Fig. 10.29 Approximating a layer of round conductors as an effective foil conductor

single turn of foil, which carries current $n_\ell i(t)$. The steps in the transformation of a layer of round conductors into a foil conductor are formalized in Fig. 10.29 [90, 92–95]. The round conductors are replaced by square conductors having the same copper cross-sectional area, Fig. 10.29b. The thickness h of the square conductors is therefore equal to the bare copper wire diameter, multiplied by the factor $\sqrt{\pi/4}$:

$$h = \sqrt{\frac{\pi}{4}} d \quad (10.71)$$

These square conductors are then joined together, into a foil layer (Fig. 10.29c). Finally, the width of the foil is increased, such that it spans the width of the core window (Fig. 10.29d). Since this stretching process increases the conductor cross-sectional area, a compensating factor η must be introduced such that the correct dc conductor resistance is predicted. This factor, sometimes called the *conductor spacing factor* or the winding *porosity*, is defined as the ratio of the actual layer copper area (Fig. 10.29a) to the area of the effective foil conductor of Fig. 10.29d. Porosity is less than unity: $0 \leq \eta \leq 1$. The porosity effectively increases the resistivity ρ of the conductor, and thereby increases its skin depth:

$$\delta' = \frac{\delta}{\sqrt{\eta}} \quad (10.72)$$

If a layer of width ℓ_w contains n_ℓ turns of round wire having diameter d , then the winding porosity η is given by

$$\eta = \sqrt{\frac{\pi}{4}} d \frac{n_\ell}{\ell_w} \quad (10.73)$$

A typical value of η for round conductors that span the width of the winding bobbin is 0.8. In the following analysis, the factor φ is given by h/δ for foil conductors, and by the ratio of the effective foil conductor thickness h to the effective skin depth δ' for round conductors as follows:

$$\varphi = \frac{h}{\delta'} = \sqrt{\eta} \sqrt{\frac{\pi}{4}} \frac{d}{\delta} \quad (10.74)$$

10.4.4 Power Loss in a Layer

In this section, the average power loss P in a uniform layer of thickness h is determined. As illustrated in Fig. 10.30, the magnetic field strengths on the left and right sides of the conductor are denoted $H(0)$ and $H(h)$, respectively. It is assumed that the component of magnetic field normal to the conductor surface is zero. These magnetic fields are driven by the magnetomotive forces $\mathcal{F}(0)$ and $\mathcal{F}(h)$, respectively. Sinusoidal waveforms are assumed, and rms magnitudes are employed. It is further assumed here that $H(0)$ and $H(h)$ are in phase; the effect of a phase shift is treated in [94].

With these assumptions, Maxwell's equations are solved to find the current density distribution in the layer. The power loss density is then computed, and is integrated over the volume of the layer to find the total copper loss in the layer [94]. The result is

$$P = R_{dc} \frac{\Phi}{n_\ell^2} \left[(\mathcal{F}^2(h) + \mathcal{F}^2(0)) G_1(\varphi) - 4\mathcal{F}(h)\mathcal{F}(0)G_2(\varphi) \right] \quad (10.75)$$

where n_ℓ is the number of turns in the layer, and R_{dc} is the dc resistance of the layer. The functions $G_1(\varphi)$ and $G_2(\varphi)$ are

$$\begin{aligned} G_1(\varphi) &= \frac{\sinh(2\varphi) + \sin(2\varphi)}{\cosh(2\varphi) - \cos(2\varphi)} \\ G_2(\varphi) &= \frac{\sinh(\varphi)\cos(\varphi) + \cosh(\varphi)\sin(\varphi)}{\cosh(2\varphi) - \cos(2\varphi)} \end{aligned} \quad (10.76)$$

If the winding carries current of rms magnitude I , then we can write

$$\mathcal{F}(h) - \mathcal{F}(0) = n_\ell I \quad (10.77)$$

Let us further express $\mathcal{F}(h)$ in terms of the winding current I , as

$$\mathcal{F}(h) = mn_\ell I \quad (10.78)$$

The quantity m is therefore the ratio of the MMF $\mathcal{F}(h)$ to the layer ampere-turns $n_\ell I$. Then,

$$\frac{\mathcal{F}(0)}{\mathcal{F}(h)} = \frac{m-1}{m} \quad (10.79)$$

The power dissipated in the layer, Eq. (10.75), can then be written

$$P = I^2 R_{dc} \varphi Q'(\varphi, m) \quad (10.80)$$




Fig. 10.30 The power loss is determined for a uniform layer. Uniform tangential magnetic fields $H(0)$ and $H(h)$ are applied to the layer surfaces




Fig. 10.31 Increase of layer copper loss due to the proximity effect, as a function of φ and MMF ratio m , for sinusoidal excitation

where

$$Q'(\varphi, m) = (2m^2 - 2m + 1)G_1(\varphi) - 4m(m - 1)G_2(\varphi) \quad (10.81)$$

We can conclude that the proximity effect increases the copper loss in the layer by the factor

$$\frac{P}{I^2R_{dc}} = \varphi Q'(\varphi, m) \quad (10.82)$$

Equation (10.82), in conjunction with the definitions (10.81), (10.78), (10.76), and (10.74), can be plotted using a computer spreadsheet or small computer program. The result is illustrated in Fig. 10.31, for several values of m .

It is illuminating to express the layer copper loss P in terms of the dc power loss $P_{dc}|_{\varphi=1}$ that would be obtained in a foil conductor having a thickness $\varphi = 1$. This loss is found by dividing Eq. (10.82) by the effective thickness ratio φ :

$$\frac{P}{P_{dc}|_{\varphi=1}} = Q'(\varphi, m) \quad (10.83)$$

Equation (10.83) is plotted in Fig. 10.32. Large copper loss is obtained for small φ simply because the layer is thin and hence the dc resistance of the layer is large. For large m and large φ , the proximity effect leads to large power loss; Eq. (10.67) predicts that $Q'(\varphi, m)$ is asymptotic to $m^2 + (m - 1)^2$ for large φ . Between these extremes, there is a value of φ which minimizes the layer copper loss.




Fig. 10.32 Layer copper loss, relative to the dc loss in a layer having effective thickness of one penetration depth

10.4.5 Example: Power Loss in a Transformer Winding

Let us again consider the proximity loss in a conventional transformer, in which the primary and secondary windings each consist of M layers. The normalized MMF diagram is illustrated in Fig. 10.33. As given by Eq. (10.82), the proximity effect increases the copper loss in each layer by the factor $\varphi Q'(\varphi, m)$. The total increase in primary winding copper loss P_{pri} is found by summation over all of the primary layers:

$$F_R = \frac{P_{pri}}{P_{pri,dc}} = \frac{1}{M} \sum_{m=1}^M \varphi Q'(\varphi, m) \quad (10.84)$$




Fig. 10.33 Conventional two-winding transformer example. Each winding consists of M layers

Owing to the symmetry of the windings in this example, the secondary winding copper loss is increased by the same factor. Upon substituting Eq. (10.81) and collecting terms, we obtain

$$F_R = \frac{\varphi}{M} \sum_{m=1}^M [m^2 (2G_1(\varphi) - 4G_2(\varphi)) - m (2G_1(\varphi) - 4G_2(\varphi)) + G_1(\varphi)] \quad (10.85)$$

The summation can be expressed in closed form with the help of the identities

$$\sum_{m=1}^M m = \frac{M(M+1)}{2} \quad (10.86)$$

$$\sum_{m=1}^M m^2 = \frac{M(M+1)(2M+1)}{6}$$

Use of these identities to simplify Eq. (10.85) leads to

$$F_R = \varphi \left[G_1(\varphi) + \frac{2}{3} (M^2 - 1) (G_1(\varphi) - 2G_2(\varphi)) \right] \quad (10.87)$$

This expression is plotted in Fig. 10.34, for several values of M . For large φ , $G_1(\varphi)$ tends to 1, while $G_2(\varphi)$ tends to 0. It can be verified that F_R then tends to the value predicted by Eq. (10.69).




Fig. 10.34 Increased total winding copper loss in the two-winding transformer example, as a function of φ and number of layers M , for sinusoidal excitation




Fig. 10.35 Transformer example winding total copper loss, relative to the winding dc loss for layers having effective thicknesses of one penetration depth

We can again express the total primary power loss in terms of the dc power loss that would be obtained using a conductor in which $\varphi = 1$. This loss is found by dividing Eq. (10.87) by φ :

$$\frac{P_{pri}}{P_{pri,dc}|_{\varphi=1}} = G_1(\varphi) + \frac{2}{3}(M^2 - 1)(G_1(\varphi) - 2G_2(\varphi)) \quad (10.88)$$

This expression is plotted in Fig. 10.35, for several values of M . Depending on the number of layers, the minimum copper loss for sinusoidal excitation is obtained for φ near to, or somewhat less than, unity.

10.4.6 Interleaving the Windings

One way to reduce the copper losses due to the proximity effect is to interleave the windings. Figure 10.36 illustrates the MMF diagram for a simple transformer in which the primary and secondary layers are alternated, with net layer current of magnitude i . It can be seen that each layer operates with $\mathcal{F} = 0$ on one side, and $\mathcal{F} = i$ on the other. Hence, each layer operates effectively with $m = 1$. Note that Eq. (10.75) is symmetric with respect to $\mathcal{F}(0)$ and $\mathcal{F}(h)$; hence, the copper losses of the interleaved secondary and primary layers are identical. The proximity losses of the entire winding can therefore be determined directly from Figs. 10.34 and 10.35, with $M = 1$. It can be shown that the minimum copper loss for this case (with sinusoidal currents) occurs with $\varphi = \pi/2$, although the copper loss is nearly constant for any $\varphi \geq 1$, and is approximately equal to the dc copper loss obtained when $\varphi = 1$. It should be apparent that interleaving can lead to significant improvements in copper loss when the winding contains several layers.




Fig. 10.36 MMF diagram for a simple transformer with interleaved windings. Each layer operates with $m = 1$




Fig. 10.37 A partially interleaved two-winding transformer, illustrating fractional values of m . The MMF diagram is constructed for the low-frequency limit

Partial interleaving can lead to a partial improvement in proximity loss. Figure 10.37 illustrates a transformer having three primary layers and four secondary layers. If the total current carried by each primary layer is $i(t)$, then each secondary layer should carry current $0.75i(t)$. The maximum MMF again occurs in the spaces between the primary and secondary windings, but has value $1.5i(t)$.

To determine the value for m in a given layer, we can solve Eq. (10.79) for m :

$$m = \frac{\mathcal{F}(h)}{\mathcal{F}(h) - \mathcal{F}(0)} \quad (10.89)$$

The above expression is valid in general, and Eq. (10.75) is symmetrical in $\mathcal{F}(0)$ and $\mathcal{F}(h)$. Interchanging $\mathcal{F}(0)$ and $\mathcal{F}(h)$ leads to a different value for m but does not change the result of Eq. (10.81). When $F(0)$ is greater in magnitude than $\mathcal{F}(h)$, it is convenient to interchange the roles of $\mathcal{F}(0)$ and $\mathcal{F}(h)$, so that the plots of Figs. 10.31 and 10.32 can be employed.

In the leftmost secondary layer of Fig. 10.37, the layer carries current $-0.75i$. The MMF changes from 0 to $-0.75i$. The value of m for this layer is found by evaluation of Eq. (10.89):

$$m = \frac{\mathcal{F}(h)}{\mathcal{F}(h) - \mathcal{F}(0)} = \frac{-0.75i}{-0.75i - 0} = 1 \quad (10.90)$$

The loss in this layer, relative to the dc loss of this secondary layer, can be determined using the plots of Figs. 10.31 and 10.32 with $m = 1$. For the next secondary layer, we obtain

$$m = \frac{\mathcal{F}(h)}{\mathcal{F}(h) - \mathcal{F}(0)} = \frac{-1.5i}{-1.5i - (-0.75i)} = 2 \quad (10.91)$$

Hence the loss in this layer can be determined using the plots of Figs. 10.31 and 10.32 with $m = 2$. The next layer is a primary winding layer. Its value of m can be expressed as

$$m = \frac{\mathcal{F}(0)}{\mathcal{F}(0) - \mathcal{F}(h)} = \frac{-1.5i}{-1.5i - (-0.5i)} = 1.5 \quad (10.92)$$

The loss in this layer, relative to the dc loss of this primary layer, can be determined using the plots of Figs. 10.31 and 10.32 with $m = 1.5$. The center layer has an m of

$$m = \frac{\mathcal{F}(h)}{\mathcal{F}(h) - \mathcal{F}(0)} = \frac{0.5i}{0.5i - (-0.5i)} = 0.5 \quad (10.93)$$

The loss in this layer, relative to the dc loss of this primary layer, can be determined using the plots of Figs. 10.31 and 10.32 with $m = 0.5$. The remaining layers are symmetrical to the corresponding layers described above, and have identical copper losses. The total loss in the winding is found by summing the losses described above for each layer.

Interleaving windings can significantly reduce the proximity loss when the primary and secondary currents are in phase. However, in some cases such as the transformers of the flyback and SEPIC converters, the winding currents are out of phase. Interleaving then does little to reduce the MMFs and magnetic fields in the vicinity of the windings, and hence the proximity loss is essentially unchanged. It should also be noted that Eqs. (10.75) to (10.83) assume that the winding currents are in phase. General expressions for out of phase currents, as well as analysis of a flyback example, are given in [94].

The above procedure can be used to determine the high-frequency copper losses of more complicated multiple-winding magnetic devices. The MMF diagrams are constructed, and then the power loss in each layer is evaluated using Eq. (10.82). These losses are summed, to find the total copper loss. The losses induced in electrostatic shields can also be determined. Several additional examples are given in [94].

It can be concluded that, for sinusoidal currents, there is an optimal conductor thickness in the vicinity of $\varphi = 1$ that leads to minimum copper loss. It is highly advantageous to minimize the number of layers, and to interleave the windings. The amount of copper in the vicinity of the high-MMF portions of windings should be kept to a minimum. Core geometries that maximize the width ℓ_w of the layers, while minimizing the overall number of layers, lead to reduced proximity loss.

Use of *Litz* wire is another means of increasing the conductor area while maintaining low proximity losses. Tens, hundreds, or more strands of small-gauge insulated copper wire are bundled together, and are externally connected in parallel. These strands are twisted, or transposed, such that each strand passes equally through each position inside and on the surface of the bundle. This prevents the circulation of high-frequency currents between strands. To be effective, the diameter of the strands should be sufficiently less than one skin depth. Also, it should be

pointed out that the Litz wire bundle itself is composed of multiple layers. The disadvantages of Litz wire are its increased cost, and its reduced fill factor. The name “Litz” is derived from the German word *Litzendraht*, or braided.

10.4.7 PWM Waveform Harmonics

The pulse-width modulated waveforms encountered in switching converters contain significant harmonics, which can lead to increased proximity losses. The effect of harmonics on the losses in a layer can be determined via field harmonic analysis [94], in which the MMF waveforms $\mathcal{F}(0, t)$ and $\mathcal{F}(d, t)$ of Eq. (10.75) are expressed in Fourier series. The power loss of each individual harmonic is computed as in Sect. 10.4.4, and the losses are summed to find the total loss in a layer. For example, the PWM waveform of Fig. 10.38 can be represented by the following Fourier series:

$$i(t) = I_0 + \sum_{j=1}^{\infty} \sqrt{2} I_j \cos(j\omega t) \quad (10.94)$$

where

$$I_j = \frac{\sqrt{2} I_{pk}}{j\pi} \sin(j\pi D)$$

with $\omega = 2\pi/T_s$. This waveform contains a dc component $I_0 = DI_{pk}$, plus harmonics of rms magnitude I_j proportional to $1/j$. The transformer winding current waveforms of most switching converters follow this Fourier series, or a similar series.




Fig. 10.38 Pulse-width modulated winding current waveform

Effects of waveforms harmonics on proximity losses are discussed in [92–94]. The dc component of the winding currents does not lead to proximity loss, and should not be included in proximity loss calculations. Failure to remove the dc component can lead to significantly pessimistic estimates of copper loss. The skin depth δ is smaller for high-frequency harmonics than for the fundamental, and hence the waveform harmonics exhibit an increased effective φ . Let φ_1 be given by Eq. (10.74), in which δ is found by evaluation of Eq. (10.61) at the fundamental frequency. Since the penetration depth δ varies as the inverse square-root of frequency, the effective value of φ for harmonic j is

$$\varphi_j = \sqrt{j} \varphi_1 \quad (10.95)$$

In a multiple-layer winding excited by a current waveform whose fundamental component has $\varphi = \varphi_1$ close to 1, harmonics can significantly increase the total copper loss. This occurs because, for $m > 1$, $Q'(\varphi, m)$ is a rapidly increasing function of φ in the vicinity of 1. When

φ_1 is sufficiently greater than 1, then $Q'(\varphi, m)$ is nearly constant, and harmonics have less influence on the total copper loss.

For example, suppose that the two-winding transformer of Fig. 10.33 is employed in a converter such as the forward converter, in which a winding current waveform $i(t)$ can be well approximated by the Fourier series of Eq. (10.94). The winding contains M layers, and has dc resistance R_{dc} . The copper loss induced by the dc component is

$$P_{dc} = I_0^2 R_{dc} \quad (10.96)$$

The copper loss P_j ascribable to harmonic j is found by evaluation of Eq. (10.87) with $\varphi = \varphi_j$:

$$P_j = I_j^2 R_{dc} \sqrt{j} \varphi_1 \left[G_1(\sqrt{j} \varphi_1) + \frac{2}{3}(M^2 - 1)(G_1(\sqrt{j} \varphi_1) - 2G_2(\sqrt{j} \varphi_1)) \right] \quad (10.97)$$

The total copper loss in the winding is the sum of losses arising from all components of the harmonic series:

$$\frac{P_{cu}}{DI_{pk}^2 R_{dc}} = D + \frac{2\varphi_1}{D\pi^2} \sum_{j=1}^{\infty} \frac{\sin^2(j\pi D)}{j\sqrt{j}} \left[G_1(\sqrt{j} \varphi_1) + \frac{2}{3}(M^2 - 1)(G_1(\sqrt{j} \varphi_1) - 2G_2(\sqrt{j} \varphi_1)) \right] \quad (10.98)$$

In Eq. (10.98), the copper loss is expressed relative to the loss $DI_{pk}^2 R_{dc}$ predicted by a low-frequency analysis. This expression can be evaluated by use of a computer program or computer spreadsheet.

To explicitly quantify the effects of harmonics, we can define the harmonic loss factor F_H as

$$F_H = \frac{\sum_{j=1}^{\infty} P_j}{P_1} \quad (10.99)$$

with P_j given by Eq. (10.97). The total winding copper loss is then given by

$$P_{cu} = I_0^2 R_{dc} + F_H F_R I_1^2 R_{dc} \quad (10.100)$$

with F_R given by Eq. (10.87). The harmonic factor F_H is a function not only of the winding geometry, but also of the harmonic spectrum of the winding current waveform. The harmonic factor F_H is plotted in Fig. 10.39 for several values of D , for the simple transformer example. The total harmonic distortion (THD) of the example current waveforms are: 48% for $D = 0.5$, 76% for $D = 0.3$, and 191% for $D = 0.1$. The waveform THD is defined as

$$\text{THD} = \frac{\sqrt{\sum_{j=2}^{\infty} I_j^2}}{I_1} \quad (10.101)$$

It can be seen that harmonics significantly increase the proximity loss of a multi-layer winding when φ_1 is close to 1. For sufficiently small φ_1 , the proximity effect can be neglected, and F_H tends to the value $1 + (\text{THD})^2$. For large φ_1 , the harmonics also increase the proximity loss; however, the increase is less dramatic than for φ_1 near 1 because the fundamental component proximity loss is large. It can be concluded that, when the current waveform contains high THD and when the winding contains several layers or more, then proximity losses can be kept low only by choosing φ_1 much less than 1. Interleaving the windings allows a larger value of φ_1 to be employed.




Fig. 10.39 Increased proximity losses induced by PWM waveform harmonics, forward converter example: (a) at $D = 0.1$, (b) at $D = 0.3$, (c) at $D = 0.5$

10.5 Several Types of Magnetic Devices, Their B - H Loops, and Core vs. Copper Loss

A variety of magnetic elements are commonly used in power applications, which employ the properties of magnetic core materials and windings in different ways. As a result, quite a few factors constrain the design of a magnetic device. The maximum flux density must not saturate the core. The peak ac flux density should also be sufficiently small, such that core losses are acceptably low. The wire size should be sufficiently small, to fit the required number of turns in the core window. Subject to this constraint, the wire cross-sectional area should be as large as possible, to minimize the winding dc resistance and copper loss. But if the wire is too thick, then unacceptable copper losses occur owing to the proximity effect. An air gap is needed when the device stores significant energy. But an air gap is undesirable in transformer applications. It should be apparent that, for a given magnetic device, some of these constraints are active while others are not significant.

Thus, design of a magnetic element involves not only obtaining the desired inductance or turns ratio, but also ensuring that the core material does not saturate and that the total power loss is not too large. Several common power applications of magnetics are discussed in this section, which illustrate the factors governing the choice of core material, maximum flux density, and design approach.

10.5.1 Filter Inductor

A filter inductor employed in a CCM buck converter is illustrated in Fig. 10.40a. In this application, the value of inductance L often is chosen such that the inductor current ripple peak magnitude Δi is a small fraction of the full-load inductor current dc component I , as illustrated




Fig. 10.40 Filter inductor employed in a CCM buck converter: (a) circuit schematic, (b) inductor current waveform





Fig. 10.41 Filter inductor: (a) structure, (b) magnetic circuit model

Fig. 10.42 Filter inductor minor B - H loop



in Fig. 10.40b. As illustrated in Fig. 10.41, an air gap is employed that is sufficiently large to prevent saturation of the core by the peak current $I + \Delta i$.

The core magnetic field strength $H_c(t)$ is related to the winding current $i(t)$ according to

$$H_c(t) = \frac{ni(t)}{\ell_c} \frac{\mathcal{R}_c}{\mathcal{R}_c + \mathcal{R}_g} \quad (10.102)$$

where ℓ_c is the magnetic path length of the core. Since $H_c(t)$ is proportional to $i(t)$, $H_c(t)$ can be expressed as a large dc component H_{c0} and a small superimposed ac ripple ΔH_c , where

$$\begin{aligned} H_{c0} &= \frac{nI}{\ell_c} \frac{\mathcal{R}_c}{\mathcal{R}_c + \mathcal{R}_g} \\ \Delta H_c &= \frac{n\Delta i}{\ell_c} \frac{\mathcal{R}_c}{\mathcal{R}_c + \mathcal{R}_g} \end{aligned} \quad (10.103)$$

A sketch of $B(t)$ vs. $H_c(t)$ for this application is given in Fig. 10.42. This device operates with the minor B - H loop illustrated. The size of the minor loop, and hence the core loss, depends on the magnitude of the inductor current ripple Δi . The copper loss depends on the rms inductor

current ripple, essentially equal to the dc component I . Typically, the core loss can be ignored, and the design is driven by the copper loss. The maximum flux density is limited by saturation of the core. Proximity losses are negligible. Although a high-frequency ferrite material can be employed in this application, other materials having higher core losses and greater saturation flux density lead to a physically smaller device. Design of a filter inductor in which the maximum flux density is a specified value is considered in the next chapter.

10.5.2 AC Inductor

An ac inductor employed in a resonant converter is illustrated in Fig. 10.43. In this application, the high-frequency current variations are large. In consequence, the $B(t) - H(t)$ loop illustrated in Fig. 10.44 is large. Core loss and proximity loss are usually significant in this application. The maximum flux density is limited by core loss rather than saturation. Both core loss and copper loss must be accounted for in the design of this element, and the peak ac flux density ΔB is a design variable that is typically chosen to minimize the total loss. A high-frequency material having low core loss, such as ferrite, is normally employed. Design of magnetics such as this, in which the ac flux density is a design variable that is chosen in a optimal manner, is considered in Chap. 12.





Fig. 10.43 Ac inductor, resonant converter example: (a) resonant tank circuit, (b) inductor current waveform

Fig. 10.44 Operational B - H loop of an ac inductor



10.5.3 Transformer

Figure 10.45 illustrates a conventional transformer employed in a switching converter. Magnetization of the core is modeled by the magnetizing inductance L_M . The magnetizing current $i_M(t)$ is related to the core magnetic field $H(t)$ according to Ampere's law

$$H(t) = \frac{n i_M(t)}{\ell_m} \quad (10.104)$$

However, $i_M(t)$ is not a direct function of the winding currents $i_1(t)$ or $i_2(t)$. Rather, the magnetizing current is dependent on the applied winding voltage waveform $v_1(t)$. Specifically, the maximum ac flux density is directly proportional to the applied volt-seconds λ_1 . A typical B - H loop for this application is illustrated in Fig. 10.46.

In the transformer application, core loss and proximity losses are usually significant. Typically the maximum flux density is limited by core loss rather than by saturation. A high-frequency material having low core loss is employed; in a transformer-isolated switching converter, ferrite typically is used. Both core and copper losses must be accounted for in the design of the transformer. The design must also incorporate multiple windings. Transformer design with flux density optimized for minimum total loss is described in Chap. 12.





Fig. 10.45 Conventional transformer: (a) equivalent circuit, (b) typical primary voltage and magnetizing current waveforms

Fig. 10.46 Operational B - H loop of a conventional transformer



10.5.4 Coupled Inductor

A coupled inductor is a filter inductor having multiple windings. Figure 10.47a illustrates coupled inductors in a two-output forward converter. The inductors can be wound on the same core, because the winding voltage waveforms are proportional. The inductors of the SEPIC and Ćuk converters, as well as of multiple-output buck-derived converters and some other converters, can be coupled. The inductor current ripples can be controlled by control of the winding leakage inductances [97, 98]. Dc currents flow in each winding as illustrated in Fig. 10.47b, and the net magnetization of the core is proportional to the sum of the winding ampere-turns:

$$H_c(t) = \frac{n_1 i_1(t) + n_2 i_2(t)}{\ell_c} \frac{\mathcal{R}_c}{\mathcal{R}_c + \mathcal{R}_g} \quad (10.105)$$

As in the case of the single winding filter inductor, the size of the minor B - H loop is proportional to the total current ripple (Fig. 10.48). Small ripple implies small core loss, as well as small proximity loss. An air gap is employed, and the maximum flux density is typically limited by saturation.





Fig. 10.47 Coupling the output filter inductors of a two-output forward converter: (a) schematic, (b) typical inductor current waveforms

Fig. 10.48 Coupled inductor minor B - H loop



10.5.5 Flyback Transformer

As discussed in Chap. 6, the flyback transformer functions as an inductor with two windings. The primary winding is used during the transistor conduction interval, and the secondary is used during the diode conduction interval. A flyback converter is illustrated in Fig. 10.49a, with the flyback transformer modeled as a magnetizing inductance in parallel with an ideal transformer. The magnetizing current $i_M(t)$ is proportional to the core magnetic field strength $H_c(t)$. Typical DCM waveforms are given in Fig. 10.49b.

Since the flyback transformer stores energy, an air gap is needed. Core loss depends on the magnitude of the ac component of the magnetizing current. The B - H loop for discontinuous conduction mode operation is illustrated in Fig. 10.50. When the converter is designed to operate in DCM, the core loss is significant. The peak ac flux density ΔB is then chosen to maintain an acceptably low core loss. For CCM operation, core loss is less significant, and the maximum flux density may be limited only by saturation of the core. In either case, winding proximity losses are typically quite significant. Unfortunately, interleaving the windings has little impact on the proximity loss because the primary and secondary winding currents are out of phase.





Fig. 10.49 Flyback transformer: (a) converter schematic, with transformer equivalent circuit; (b) DCM current waveforms

Fig. 10.50 Operational B - H loop of a DCM flyback transformer



10.6 Summary of Key Points

1. Magnetic devices can be modeled using lumped-element magnetic circuits, in a manner similar to that commonly used to model electrical circuits. The magnetic analogs of electrical voltage V , current I , and resistance R are magnetomotive force (MMF) \mathcal{F} , flux Φ , and reluctance \mathcal{R} , respectively.
2. Faraday's law relates the voltage induced in a loop of wire to the derivative of flux passing through the interior of the loop.
3. Ampere's law relates the total MMF around a loop to the total current passing through the center of the loop. Ampere's law implies that winding currents are sources of MMF, and that when these sources are included, then the net MMF around a closed path is equal to zero.
4. Magnetic core materials exhibit hysteresis and saturation. A core material saturates when the flux density B reaches the saturation flux density B_{sat} .
5. Air gaps are employed in inductors to prevent saturation when a given maximum current flows in the winding, and to stabilize the value of inductance. The inductor with air gap can be analyzed using a simple magnetic equivalent circuit, containing core and air gap reluctances and a source representing the winding MMF.
6. Conventional transformers can be modeled using sources representing the MMFs of each winding, and the core MMF. The core reluctance approaches zero in an ideal transformer. Nonzero core reluctance leads to an electrical transformer model containing a magnetizing inductance, effectively in parallel with the ideal transformer. Flux that does not link both windings, or "leakage flux," can be modeled using series inductors.
7. The conventional transformer saturates when the applied winding volt-seconds are too large. Addition of an air gap has no effect on saturation. Saturation can be prevented by increasing the core cross-sectional area, or by increasing the number of primary turns.
8. Magnetic materials exhibit core loss, due to hysteresis of the B - H loop and to induced eddy currents flowing in the core material. In available core materials, there is a tradeoff between high saturation flux density B_{sat} and high core loss P_{fe} . Laminated iron alloy cores exhibit the highest B_{sat} but also the highest P_{fe} , while ferrite cores exhibit the lowest P_{fe} but also the lowest B_{sat} . Between these two extremes are powdered iron alloy and amorphous alloy materials.
9. The skin and proximity effects lead to eddy currents in winding conductors, which increase the copper loss P_{cu} in high-current high-frequency magnetic devices. When a conductor has

thickness approaching or larger than the penetration depth δ , magnetic fields in the vicinity of the conductor induce eddy currents in the conductor. According to Lenz's law, these eddy currents flow in paths that tend to oppose the applied magnetic fields.

10. The magnetic field strengths in the vicinity of the winding conductors can be determined by use of MMF diagrams. These diagrams are constructed by application of Ampere's law, following the closed paths of the magnetic field lines which pass near the winding conductors. Multiple-layer noninterleaved windings can exhibit high maximum MMFs, with resulting high eddy currents and high copper loss.
11. An expression for the copper loss in a layer, as a function of the magnetic field strengths or MMFs surrounding the layer, is given in Sect. 10.4.4. This expression can be used in conjunction with the MMF diagram, to compute the copper loss in each layer of a winding. The results can then be summed, yielding the total winding copper loss. When the effective layer thickness is near to or greater than one skin depth, the copper losses of multiple-layer noninterleaved windings are greatly increased.
12. Pulse-width modulated winding currents contain significant total harmonic distortion; this can lead to a further increase of copper loss. The increase in proximity loss caused by current harmonics is most pronounced in multiple-layer noninterleaved windings, with an effective layer thickness near one skin depth.

PROBLEMS

- 10.1** The core illustrated in Fig. 10.51a is 1 cm thick. All legs are 1 cm wide, except for the right-hand side vertical leg, which is 0.5 cm wide. You may neglect nonuniformities in the flux distribution caused by turning comers.




Fig. 10.51 Problem 10.1

- (a) Determine the magnetic circuit model of this device, and label the values of all reluctances in your model.
 - (b) Determine the inductance of the winding.
- A second winding is added to the same core, as shown in Fig. 10.51b.
- (c) Modify your model of part (a) to include this winding.

(d) The electrical equations for this circuit may be written in the form

$$\begin{bmatrix} v_1 \\ v_2 \end{bmatrix} = \begin{bmatrix} L_{11} & L_{12} \\ L_{12} & L_{22} \end{bmatrix} \frac{d}{dt} \begin{bmatrix} i_1 \\ i_2 \end{bmatrix}$$

Use superposition to determine analytical expressions and numerical values for L_{11} , L_{12} , and L_{22} .

- 10.2** Two windings are placed as illustrated in Fig. 10.52a on a core of uniform cross-sectional area $A_c = 1 \text{ cm}^2$. Each winding has 50 turns. The relative permeability of the core is $\mu_r = 10^4$.





Fig. 10.52 Problem 10.2



- (a) Sketch an equivalent magnetic circuit, and determine numerical values for each reluctance.
- (b) Determine the self-inductance of each winding.
- (c) Determine the inductance L^+ obtained when the windings are connected in series as in Fig. 10.52b.
- (d) Determine the inductance L^- obtained when the windings are connected in anti-series as in Fig. 10.52c.

- 10.3** All three legs of the magnetic device illustrated in Fig. 10.53 are of uniform cross-sectional area A_C . Legs 1 and 2 each have magnetic path length 3ℓ , while leg 3 has magnetic path length ℓ . Both windings have n turns. The core has permeability $\mu \gg \mu_0$.




Fig. 10.53 Magnetic core for Problem 10.3

- (a) Sketch a magnetic equivalent circuit, and give analytical expressions for all element values. A voltage source is connected to winding 1, such that $v_1(t)$ is a square wave of peak value V_{max} and period T_s . Winding 2 is open-circuited.
- (b) Sketch $i_1(t)$ and label its peak value.
- (c) Find the flux $\varphi_2(t)$ in leg 2. Sketch $\varphi_2(t)$ and label its peak value.
- (d) Sketch $v_2(t)$ and label its peak value.
- 10.4** The magnetic device illustrated in Fig. 10.54a consists of two windings, which can replace the two inductors in a Ćuk, SEPIC, or other similar converter. For this problem, all three legs have the same uniform cross-sectional area A_c . The legs have gaps of lengths g_1 , g_2 , and g_3 , respectively. The core permeability μ is very large. You may neglect fringing flux. Legs 1 and 2 have windings containing n_1 and n_2 turns, respectively.




Fig. 10.54 Magnetic core and converter for Problem 10.4

- (a) Derive a magnetic circuit model for this device, and give analytical expressions for each reluctance in your model. Label the polarities of the MMF generators.
- (b) Write the electrical terminal equations of this device in the matrix form

$$\begin{bmatrix} v_1 \\ v_2 \end{bmatrix} = \begin{bmatrix} L_{11} & L_{12} \\ L_{12} & L_{22} \end{bmatrix} \frac{d}{dt} \begin{bmatrix} i_1 \\ i_2 \end{bmatrix}$$

and derive analytical expressions for L_{11} , L_{12} , and L_{22} .

- (c) Derive an electrical circuit model for this device, and give analytical expressions for the turns ratio and each inductance in your model, in terms of the turns and reluctances of part (a).

This single magnetic device is to be used to realize the two inductors of the Ćuk converter, as in Fig. 10.54b.

- (d) Sketch the voltage waveforms $v_1(t)$ and $v_2(t)$, making the linear-ripple approximation as appropriate. You may assume that the converter operates in the continuous conduction mode.
- (e) The voltage waveforms of part (d) are applied to your model of parts (b) and (c). Solve your model to determine the slopes of the inductor current ripples during intervals DT_s and $D'T_s$. Sketch the steady-state inductor current waveforms $i_1(t)$ and $i_2(t)$, and label all slopes.
- (f) By skillful choice of n_1/n_2 and the air gap lengths, it is possible to make the inductor current ripple Δi in either $i_1(t)$ or $i_2(t)$ go to zero. Determine the conditions on n_1/n_2 , g_1 , g_2 , and g_3 that cause the current ripple in $i_2(t)$ to become zero. Sketch the resulting $i_1(t)$ and $i_2(t)$, and label all slopes.

It is possible to couple the inductors in this manner, and cause one of the inductor current ripples to go to zero, in any converter in which the inductor voltage waveforms are proportional.

- 10.5** Over its usable operating range, a certain permanent magnet material has the B - H characteristics illustrated by the solid line in Fig. 10.55. The magnet has length $\ell_m = 0.5$ cm, and cross-sectional area 4 cm^2 . $B_m = 1 \text{ T}$. Derive an equivalent magnetic circuit model for the magnet, and label the numerical values of the elements.




Fig. 10.55 B - H characteristic of the permanent magnet material for Problem 10.5

- 10.6** The two-transistor forward converter of Fig. 6.29 operates with $V_g = 300 \text{ V}$, $V = 28 \text{ V}$, switching frequency $f_s = 100 \text{ kHz}$, and turns ratio $n = 0.25$. The dc load power is 250 W. The transformer uses an EC41 ferrite core; relevant data for this core is listed in Appendix B. The core loss is given by Fig. 10.20. The primary winding consists of 44 turns of #21 AWG wire, and the secondary winding is composed of 11 turns of #15 AWG wire. Data regarding the American wire gauge is also listed in Appendix B. For this problem, you may assume that $\Delta B = B_{max}/2$, and you may neglect skin and proximity losses. You may assume that the magnetizing current and the output filter inductor current are very small.

- (a) Estimate the core loss of this transformer
 (b) Determine the copper loss of this transformer. You may neglect proximity losses.

- 10.7** The two-transistor forward converter of Fig. 6.29 operates in CCM with $V_g = 300 \text{ V}$, $V = 28 \text{ V}$, switching frequency $f_s = 100 \text{ kHz}$, and turns ratio $n = 0.25$. The dc load power is 250 W. The transformer uses an EC41 ferrite core; relevant data for this core is listed in Appendix B. This core has window height $\ell_w = 2.78 \text{ cm}$. The primary winding consists of 44 turns of #24 AWG wire, and the secondary winding is composed of 11 turns of #14 AWG wire. Each winding comprises one layer. Data regarding the American wire gauge is also listed in Appendix B. The winding operates at room temperature.

- (a) Determine the primary and secondary copper losses induced by the dc components of the winding currents.
 - (b) Determine the primary and secondary copper losses induced by the fundamental components of the winding currents.
 - (c) Determine the primary and secondary copper losses induced by the second harmonic components of the winding currents.
- 10.8** The winding currents of the transformer in a high-voltage inverter are essentially sinusoidal, with negligible harmonics and no dc components. The primary winding consists of one layer containing 10 turns of round copper wire. The secondary winding consists of 250 turns of round copper wire, arranged in ten layers. The operating frequency is $f = 50 \text{ kHz}$, and the winding porosity is 0.8. Determine the primary and secondary wire diameters and wire gauges that minimize the total copper loss.
- 10.9** A certain three-winding transformer contains one primary and two secondaries. The operating frequency is 40 kHz. The primary winding contains a total of 60 turns of #26 AWG, arranged in three layers. The secondary windings each consist of five turns of copper foil, one turn per layer. The foil thickness is 0.25 mm. The primary layers have porosity 0.8, while the secondary layer porosity is 1. The primary winding carries a sinusoidal current having rms value I , while each secondary carries rms current $6I$. The windings are not interleaved: the primary winding is closest to the center leg of the core, followed by secondary winding #1, followed by secondary winding #2.
- (a) Sketch an MMF diagram illustrating the magnetic fields in the vicinity of each winding layer.
 - (b) Determine the increased copper loss, due to the proximity effect, in each layer.
 - (c) Determine the ratio of copper loss to dc copper loss, F_R , for the entire transformer windings.
 - (d) In this application, it is not feasible to interleave the primary winding with the other windings. However, changing the conductor size is permissible. Discuss how the windings could be better optimized.
- 10.10** A transformer winding contains a four-layer primary winding, and two two-layer secondary windings. Each layer of the primary winding carries total current I . Each layer of secondary winding #1 carries total current $1.5I$. Each layer of secondary winding #2 carries total current $0.5I$. All currents are sinusoidal. The effective relative conductor thickness is $\varphi = 2$. The windings are partially interleaved, in the following order: two primary layers, followed by both layers of secondary #1, followed by both layers of secondary #2, and finally the two remaining primary layers. You may assume that the core has negligible reluctance.
- (a) Sketch an MMF diagram for this winding arrangement.
 - (b) Each primary layer has dc resistance R_{dc-p} , and each secondary layer has dc resistance R_{dc-s} . Determine the increased copper loss, due to the proximity effect, for each layer.
 - (c) Determine the increase in total transformer copper loss, due to the proximity effect.
- 10.11** A transformer is connected to a voltage source and a load as illustrated in Fig. 10.56. The primary winding is excited by the voltage $v_1(t)$ whose waveform is illustrated in Fig. 10.57. The switching frequency is $f_s = 1/T_s = 200 \text{ kHz}$, and the duty cycle is $D = 1/3$. The load current is a 200 kHz sinusoid having amplitude 5 A rms.

Fig. 10.56 Transformer circuit of Problem 10.11






Fig. 10.57 Primary voltage waveform $v_1(t)$ for Problem 10.11



The transformer consists of a ferrite PQ 26/25 core, with flat copper (ribbon) windings. The primary winding consists of two turns of flat copper of rectangular cross-section, with a copper width of 1.25 cm and a copper thickness of 0.07 cm. The secondary winding consists of eight turns of flat copper also of rectangular cross-section, with a copper width of 1.25 cm and a copper thickness of 0.017 cm. Each turn comprises one layer in the winding. You may assume that the transformer operates at a temperature of 100°C. The core loss data for this core operating at 200 kHz is plotted in Fig. 10.58.

Fig. 10.58 Core loss vs. peak ac flux density for Problem 10.11



The primary and secondary windings are interleaved as follows:

- Three layers of secondary
- One layer of primary
- Two layers of secondary

- One layer of primary
- Three layers of secondary
- (a) Find the peak ac flux density ΔB and the core loss P_{fe} for this transformer.
- (b) Find the dc resistance R_{dc} and φ for each layer.
- (c) Sketch the MMF diagram for this transformer, and find the effective m for each layer.
- (d) Compute the total power loss in each layer, and the total transformer loss, in Watts.

10.12 The windings in the transformer shown in Fig. 10.59 are realized using copper foil layers arranged as shown in Fig. 10.60. The primary has two turns, each consisting of a layer of copper foil carrying high-frequency sinusoidal current $2i$. The secondary has four turns,

Fig. 10.59 Transformer of Problem 10.12





Fig. 10.60 MMF diagram for a simple transformer with interleaved windings. Each layer operates with $m = 1$

each consisting of a layer of copper foil carrying current i . The foil thickness is much greater than the penetration depth δ , i.e., $\varphi \gg 1$. The windings are partially interleaved as illustrated in Fig. 10.60. The copper loss due to a current i through a copper layer of thickness δ is equal to P .

- (a) Sketch the current distribution in the layers, and the MMF diagram for this winding arrangement.
- (b) Find the total copper loss in the transformer, in terms of P .
- (c) It is desired to rearrange the winding layers to minimize the total copper loss. Sketch how the layers should be arranged, sketch the corresponding MMF diagram, and compute the total loss in terms of P .

- 10.13** A single-output forward converter contains a transformer having a noninterleaved secondary winding with four layers. The converter operates at $D = 0.3$ in CCM, with a secondary winding current waveform similar to Fig. 10.38.
- (a) Estimate the value of φ_1 that minimizes the secondary winding copper losses.
 - (b) Determine the resulting secondary copper loss, relative to $I_{rms}^2 R_{dc}$.

- 10.14** A schematic diagram and waveforms of the isolated SEPIC, operating in CCM, are given in Figs. 6.39 and 6.40.
- (a) Do you expect the SEPIC transformer to contain an air gap? Why or why not?
 - (b) Sketch the SEPIC transformer B - H loop, for CCM operation.
 - (c) For CCM operation, do you expect core loss to be significant? Explain your reasoning.
 - (d) For CCM operation, do you expect winding proximity losses to be significant? Explain your reasoning.



Inductor Design

This chapter treats the design of magnetic elements such as filter inductors, using the geometrical constant (K_g) method. With this method, the maximum flux density B_{max} is specified in advance, and the element is designed to attain a given copper loss.

The design of a basic filter inductor is discussed in Sects. 11.1 and 11.1.5. In the filter inductor application, it is necessary to obtain the required inductance, avoid saturation, and obtain an acceptable low dc winding resistance and copper loss. The geometrical constant K_g is a measure of the effective magnetic size of a core, when dc copper loss and winding resistance are the dominant constraints [4, 99]. Design of a filter inductor involves selection of a core having a K_g sufficiently large for the application, then computing the required air gap, turns, and wire size. A first-pass filter inductor design procedure is given. Values of K_g for common ferrite core shapes are tabulated in Appendix B. In practice, the K_g method might be employed to find a starting estimate of an inductor design. Details of the winding geometry would be examined, and all losses computed. Design iterations can then further optimize the design.

Extension of the K_g method to multiple-winding elements is covered in Sect. 11.3. In applications requiring multiple windings, it is necessary to optimize the wire sizes of the windings so that the overall copper loss is minimized. It is also necessary to write an equation that relates the peak flux density to the applied waveforms or to the desired winding inductance. Again, a simple step-by-step transformer design approach is given.

The goal of the K_g approach of this chapter is the design of a magnetic device having a given copper loss. Core loss is not specifically addressed in the K_g approach, and B_{max} is a given fixed value. In the next chapter, the flux density is treated as a design variable to be optimized. This allows the overall loss (i.e., core loss plus copper loss) to be minimized.

11.1 Filter Inductor Design Constraints

A filter inductor employed in a CCM buck converter is illustrated in Fig. 11.1a. In this application, the value of inductance L is usually chosen such that the inductor current ripple peak magnitude Δi is a small fraction of the full-load inductor current dc component I , as illustrated in Fig. 11.1b. As illustrated in Fig. 11.2, an air gap is employed that is sufficiently large to prevent saturation of the core by the peak current $I + \Delta i$.




Fig. 11.1 Filter inductor employed in a CCM buck converter: (a) circuit schematic, (b) inductor current waveform




Fig. 11.2 Filter inductor: (a) structure, (b) magnetic circuit model

Let us consider the design of the filter inductor illustrated in Figs. 11.1 and 11.2. It is assumed that the core and proximity losses are negligible, so that the inductor losses are dominated by the low-frequency copper losses. The inductor can therefore be modeled by the equivalent circuit of Fig. 11.3, in which R represents the dc resistance of the winding. It is desired to obtain a given inductance L and given winding resistance R . The inductor should not saturate when a given worst-case peak current I_{max} is applied. Note that specification of R is equivalent to specification of the copper loss P_{cu} , since

$$P_{cu} = I_{rms}^2 R \quad (11.1)$$

The influence of inductor winding resistance on converter efficiency and output voltage is modeled in Chap. 3.




Fig. 11.3 Filter inductor equivalent circuit




Fig. 11.4 Filter inductor: (a) assumed geometry, (b) magnetic circuit

It is assumed that the inductor geometry is topologically equivalent to Fig. 11.4a. An equivalent magnetic circuit is illustrated in Fig. 11.4b. The core reluctance \mathcal{R}_c and air gap reluctance \mathcal{R}_g are

$$\begin{aligned}\mathcal{R}_c &= \frac{\ell_c}{\mu_c A_c} \\ \mathcal{R}_g &= \frac{\ell_g}{\mu_0 A_c}\end{aligned}\quad (11.2)$$

where ℓ_c is the core magnetic path length, A_c is the core cross-sectional area, μ_c is the core permeability, and ℓ_g is the air gap length. It is assumed that the core and air gap have the same cross-sectional areas. Solution of Fig. 11.4b yields

$$ni = \Phi(\mathcal{R}_c + \mathcal{R}_g) \quad (11.3)$$

Usually, $\mathcal{R}_c \ll \mathcal{R}_g$, and hence Eq. (11.3) can be approximated as

$$ni \approx \Phi \mathcal{R}_g \quad (11.4)$$

The air gap dominates the inductor properties. Four design constraints now can be identified.

11.1.1 Maximum Flux Density

Given a peak winding current I_{max} , it is desired to operate the core flux density at a maximum value B_{max} . The value of B_{max} is chosen to be less than the worst-case saturation flux density B_{sat} of the core material.

Substitution of $\Phi = BA_c$ into Eq. (11.4) leads to

$$ni = BA_c \mathcal{R}_g \quad (11.5)$$

Upon letting $I = I_{max}$ and $B = B_{max}$, we obtain

$$nI_{max} = B_{max}A_c \mathcal{R}_g = B_{max} \frac{\ell_g}{\mu_0} \quad (11.6)$$

This is the first design constraint. The turns ratio n and the air gap length ℓ_g are unknowns.

11.1.2 Inductance

The given inductance value L must be obtained. The inductance is equal to

$$L = \frac{n^2}{\mathcal{R}_g} = \frac{\mu_0 A_c n^2}{\ell_g} \quad (11.7)$$

This is the second design constraint. The turns ratio n , core area A_c , and gap length ℓ_g are unknown.




Fig. 11.5 The winding must fit in the core window area

11.1.3 Winding Area

As illustrated in Fig. 11.5, the winding must fit through the window, i.e., the hole in the center of the core. The cross-sectional area of the conductor, or bare area, is A_W . If the winding has n turns, then the area of copper conductor in the window is

$$nA_W \quad (11.8)$$

If the core has window area W_A , then we can express the area available for the winding conductors as

$$K_u W_A \quad (11.9)$$

where K_u is the *window utilization factor*, or *fill factor*. Hence, the third design constraint can be expressed as

$$K_u W_A \geq nA_W \quad (11.10)$$

The fill factor K_u is the fraction of the core window area that is filled with copper. K_u must lie between zero and one. As discussed in [99], there are several mechanism that cause K_u to be less than unity. Round wire does not pack perfectly; this reduces K_u by a factor of 0.7 to 0.55, depending on the winding technique. The wire has insulation; the ratio of wire conductor area to total wire area varies from approximately 0.95 to 0.65, depending on the wire size and type of insulation. The bobbin uses some of the window area. Insulation may be required between windings and/or winding layers. Typical values of K_u for cores with winding bobbins are 0.5 for a simple low-voltage inductor, 0.25 to 0.3 for an off-line transformer, 0.05 to 0.2 for a high-voltage transformer supplying several kV, and 0.65 for a low-voltage foil transformer or inductor.

11.1.4 Winding Resistance

The resistance of the winding is

$$R = \rho \frac{\ell_b}{A_W} \quad (11.11)$$

where ρ is the resistivity of the conductor material, ℓ_b is the length of the wire, and A_W is the wire bare area. The resistivity of copper at room temperature is $1.724 \cdot 10^{-6} \Omega\text{-cm}$. The length of the wire comprising an n -turn winding can be expressed as

$$\ell_b = n(MLT) \quad (11.12)$$

where (MLT) is the mean-length-per-turn of the winding. The mean-length-per-turn is a function of the core geometry. Substitution of Eq. (11.12) into (11.11) leads to

$$R = \rho \frac{n(MLT)}{A_W} \quad (11.13)$$

This is the fourth constraint.

11.1.5 The Core Geometrical Constant K_g

The four constraints, Eqs. (11.6), (11.7), (11.10), and (11.13), involve the quantities A_c , W_A , and MLT , which are functions of the core geometry, the quantities I_{max} , B_{max} , μ_0 , L , K_u , R , and ρ , which are given specifications or other known quantities, and n , ℓ_g , and A_W , which are unknowns. Elimination of the unknowns n , ℓ_g , and A_W leads to the following equation:

$$\frac{A_c^2 W_A}{(MLT)} \geq \frac{\rho L^2 I_{max}^2}{B_{max}^2 R K_u} \quad (11.14)$$

The quantities on the right side of this equation are specifications or other known quantities. The left side of the equation is a function of the core geometry alone. It is necessary to choose a core whose geometry satisfies Eq. (11.14).

The quantity

$$K_g = \frac{A_c^2 W_A}{(MLT)} \quad (11.15)$$

is called the core geometrical constant. It is a figure-of-merit that describes the effective electrical size of magnetic cores, in applications where copper loss and maximum flux density are specified. Tables are included in Appendix B that lists the values of K_g for several standard families of ferrite cores. K_g has dimensions of length to the fifth power.

Equation (11.14) reveals how the specifications affect the core size. Increasing the inductance or peak current requires an increase in core size. Increasing the peak flux density allows a decrease in core size, and hence it is advantageous to use a core material that exhibits a high saturation flux density. Allowing a larger winding resistance R , and hence larger copper loss, leads to a smaller core. Of course, the increased copper loss and smaller core size will lead to a higher temperature rise, which may be unacceptable. The fill factor K_u also influences the core size.

Equation (11.15) reveals how core geometry affects the core capabilities. An inductor capable of meeting increased electrical requirements can be obtained by increasing either the core

area A_c , or the window area W_A . Increase of the core area requires additional iron core material. Increase of the window area implies that additional copper winding material is employed. We can trade iron for copper, or vice versa, by changing the core geometry in a way that maintains the K_g of Eq. (11.15).

11.2 The K_g Method: A First-Pass Design

The procedure developed in Sect. 11.1 is summarized below. This simple filter inductor design procedure should be regarded as a first-pass approach. Numerous issues have been neglected, including detailed insulation requirements, conductor eddy current losses, temperature rise, roundoff of number of turns, etc.

The following quantities are specified, using the units noted:

| | | |
|--------------------------------|-----------|------------------------|
| Wire resistivity | ρ | ($\Omega\text{-cm}$) |
| Peak winding current | I_{max} | (A) |
| Inductance | L | (H) |
| Winding resistance | R | (Ω) |
| Winding fill factor | K_u | |
| Maximum operating flux density | B_{max} | (T) |

The core dimensions are expressed in cm:

| | | |
|---------------------------|-------|-------------------|
| Core cross-sectional area | A_c | (cm^2) |
| Core window area | W_A | (cm^2) |
| Mean length per turn | MLT | (cm) |

The use of centimeters rather than meters requires that appropriate factors be added to the design equations.

1. Determine core size

$$K_g \geq \frac{\rho L^2 I_{max}^2}{B_{max}^2 R K_u} 10^8 \quad (\text{cm}^5) \quad (11.16)$$

Choose a core which is large enough to satisfy this inequality. Note the values of A_c , W_A , and MLT for this core. The resistivity ρ of copper wire is $1.724 \cdot 10^{-6} \Omega\text{-cm}$ at room temperature, and $2.3 \cdot 10^{-6} \Omega\text{-cm}$ at 100°C .

2. Determine number of turns

$$n = \frac{LI_{max}}{B_{max}A_c} 10^4 \quad (11.17)$$

with A_c expressed in cm^2 and B_{max} expressed in T.

3. Determine air gap length

$$\ell_g = \frac{\mu_0 A_c n^2}{L} 10^{-4} \quad (\text{m}) \quad (11.18)$$

with A_c expressed in cm^2 . The permeability of free space is $\mu_0 = 4\pi \cdot 10^{-7} \text{ H/m}$. The air gap length is given in meters. The value expressed in Eq. (11.18) is approximate, and neglects fringing flux and other nonidealities. Generally fringing flux increases the inductance, and hence a somewhat longer gap would be needed to achieve the specified inductance.

Core manufacturers sell gapped cores. Rather than specifying the air gap length, the equivalent quantity A_L is used. A_L is equal to the inductance, in mH, obtained with a winding of 1000 turns. When A_L is specified, it is the core manufacturer's responsibility to obtain the correct gap length. Equation (11.18) can be modified to yield the required A_L , as follows:

$$A_L = \frac{10B_{max}^2 A_c^2}{LI_{max}^2} \quad (\text{mH}/1000 \text{ turns}) \quad (11.19)$$

where A_c is given in cm^2 , L is given in Henries, and B_{max} is given in Tesla.

4. Evaluate wire size

$$A_W \leq \frac{K_u W_A}{n} \quad (\text{cm}^2) \quad (11.20)$$

Select wire with bare copper area less than or equal to this value. An American Wire Gauge table is included in Appendix B.

As a check, the winding resistance can be computed:

$$R = \frac{\rho n(MLT)}{A_w} \quad (\Omega) \quad (11.21)$$

11.3 Multiple-Winding Magnetics Design via the K_g Method

The K_g method can be extended to the case of multiple-winding magnetics, such as the transformers and coupled inductors described in Sects. 10.5.3 to 10.5.5. The desired turns ratios, as well as the desired winding voltage and current waveforms, are specified. In the case of a coupled inductor or flyback transformer, the magnetizing inductance is also specified. It is desired to select a core size, number of turns for each winding, and wire sizes. It is also assumed that the maximum flux density B_{max} is given.

With the K_g method, a desired copper loss is attained. In the multiple-winding case, each winding contributes some copper loss, and it is necessary to allocate the available window area among the various windings. In Sect. 11.3.1 below, it is found that total copper loss is minimized if the window area is divided between the windings according to their apparent powers. This result is employed in the following sections, in which an optimized K_g method for coupled inductor design is developed.

11.3.1 Window Area Allocation

The first issue to settle in design of a multiple-winding magnetic device is the allocation of the window area A_W among the various windings. It is desired to design a device having k windings with turns ratios $n_1 : n_2 : \dots : n_k$. These windings must conduct rms currents I_1, I_2, \dots, I_k respectively. It should be noted that the windings are effectively in parallel: the winding voltages are ideally related by the turns ratios

$$\frac{v_1(t)}{n_1} = \frac{v_2(t)}{n_2} = \dots = \frac{v_k(t)}{n_k} \quad (11.22)$$

However, the winding rms currents are determined by the loads, and in general are not related to the turns ratios. The device is represented schematically in Fig. 11.6.




Fig. 11.6 It is desired to optimally allocate the window area of a k -winding magnetic element to minimize low-frequency copper losses, with given rms winding currents and turns ratios




Fig. 11.7 Basic core topology, including window area W_A enclosed by core (a). The window is allocated to the various windings (b) to minimize low-frequency copper loss

The relevant geometrical parameters are summarized in Fig. 11.7a. It is necessary to allocate a portion of the total window area W_A to each winding, as illustrated in Fig. 11.7b. Let α_j be the fraction of the window area allocated to winding j , where

$$0 < \alpha_j < 1 \quad \alpha_1 + \alpha_2 + \dots + \alpha_k = 1 \quad (11.23)$$

The low-frequency copper loss $P_{cu,j}$ in winding j depends on the dc resistance R_j of winding j , as follows:

$$P_{cu,j} = I_j^2 R_j \quad (11.24)$$

The resistance of winding j is

$$R_j = \rho \frac{\ell_j}{A_{W,j}} \quad (11.25)$$

where ρ is the wire resistivity, ℓ_j is the length of the wire used for winding j , and $A_{W,j}$ is the cross-sectional area of the wire used for winding j . These quantities can be expressed as

$$\ell_j = n_j(MLT) \quad (11.26)$$

$$A_{W,j} = \frac{W_A K_u \alpha_j}{n_j} \quad (11.27)$$

where (MLT) is the winding mean-length-per-turn, and K_u is the winding fill factor. Substitution of these expressions into Eq. (11.25) leads to

$$R_j = \rho \frac{n_j^2(MLT)}{W_A K_u \alpha_j} \quad (11.28)$$

The copper loss of winding j is therefore

$$P_{cu,j} = \frac{n_j^2 i_j^2 \rho(MLT)}{W_A K_u \alpha_j} \quad (11.29)$$

The total copper loss of the k windings is

$$P_{cu,tot} = P_{cu,1} + P_{cu,2} + \dots + P_{cu,k} = \frac{\rho(MLT)}{W_A K_u} \sum_{j=1}^k \left(\frac{n_j^2 I_j^2}{\alpha_j} \right) \quad (11.30)$$

It is desired to choose the α_j s such that the total copper loss $P_{cu,tot}$ is minimized. Let us consider what happens when we vary one of the α s, say α_1 , between 0 and 1.

When $\alpha_1 = 0$, then we allocate zero area to winding 1. In consequence, the resistance of winding 1 tends to infinity. The copper loss of winding 1 also tends to infinity. On the other hand, the other windings are given maximum area, and hence their copper losses can be reduced. Nonetheless, the total copper loss tends to infinity.

When $\alpha_1 = 1$, then we allocate all of the window area to winding 1, and none to the other windings. Hence, the resistance of winding 1, as well as its low-frequency copper loss, is minimized. But the copper losses of the remaining windings tend to infinity.

As illustrated in Fig. 11.8, there must be an optimum value of α_1 that lies between these two extremes, where the total copper loss is minimized. Let us compute the optimum values of $\alpha_1, \alpha_2, \dots, \alpha_k$ using the method of Lagrange multipliers. It is desired to minimize Eq. (11.30), subject to the constraint of Eq. (11.23). Hence, we define the function




Fig. 11.8 Variation of copper losses with α_1

$$f(\alpha_1, \alpha_2, \dots, \alpha_k, \xi) = P_{cu,tot}(\alpha_1, \alpha_2, \dots, \alpha_k) + \xi g(\alpha_1, \alpha_2, \dots, \alpha_k) \quad (11.31)$$

where

$$g(\alpha_1, \alpha_2, \dots, \alpha_k) = 1 - \sum_{j=1}^k \alpha_j \quad (11.32)$$

is the constraint that must equal zero, and ξ is the Lagrange multiplier. The optimum point is the solution of the system of equations

$$\begin{aligned} \frac{\partial f(\alpha_1, \alpha_2, \dots, \alpha_k, \xi)}{\partial \alpha_1} &= 0 \\ \frac{\partial f(\alpha_1, \alpha_2, \dots, \alpha_k, \xi)}{\partial \alpha_2} &= 0 \\ &\vdots \\ \frac{\partial f(\alpha_1, \alpha_2, \dots, \alpha_k, \xi)}{\partial \alpha_k} &= 0 \\ \frac{\partial f(\alpha_1, \alpha_2, \dots, \alpha_k, \xi)}{\partial \xi} &= 0 \end{aligned} \quad (11.33)$$

The solution is

$$\xi = \frac{\rho(MLT)}{W_A K_u} \left(\sum_{j=1}^k n_j I_j \right)^2 = P_{cu,tot} \quad (11.34)$$

$$\alpha_m = \frac{n_m I_m}{\sum_{j=1}^k n_j I_j} \quad (11.35)$$



This is the optimal choice for the α s, and the resulting minimum value of $P_{cu,tot}$.

According to Eq. (11.22), the winding voltages are proportional to the turns ratios. Hence, we can express the α_m s in the alternate form

$$\alpha_m = \frac{V_m I_m}{\sum_{j=1}^k V_j I_j} \quad (11.36)$$

by multiplying and dividing Eq. (11.35) by the quantity V_m/n_m . It is irrelevant whether rms or peak voltages are used. Equation (11.36) is the desired result. It states that the window area should be allocated to the various windings in proportion to their apparent powers. The numerator of Eq. (11.36) is the apparent power of winding m , equal to the product of the rms current and the voltage. The denominator is the sum of the apparent powers of all windings.

As an example, consider the PWM full-bridge transformer having a center-tapped secondary, as illustrated in Fig. 11.9. This can be viewed as a three-winding transformer, having a single primary-side winding of n_1 turns, and two secondary-side windings, each of n_2 turns. The winding current waveforms $i_1(t)$, $i_2(t)$, and $i_3(t)$ are illustrated in Fig. 11.10. Their rms values are

**Fig. 11.9** PWM full-bridge transformer example**Fig. 11.10** Transformer waveforms, PWM full-bridge transformer example

$$I_1 = \sqrt{\frac{1}{2T_s} \int_0^{2T_s} i_1^2(t) dt} = \frac{n_2}{n_1} I \sqrt{D} \quad (11.37)$$

$$I_2 = I_3 = \sqrt{\frac{1}{2T_s} \int_0^{2T_s} i_2^2(t) dt} = \frac{1}{2} I \sqrt{1+D} \quad (11.38)$$

Substitution of these expressions into Eq. (11.35) yields

$$\alpha_1 = \frac{1}{\left(1 + \sqrt{\frac{1+D}{D}}\right)} \quad (11.39)$$

$$\alpha_2 = \alpha_3 = \frac{1}{2} \frac{1}{\left(1 + \sqrt{\frac{D}{1+D}}\right)} \quad (11.40)$$

If the design is to be optimized at the operating point $D = 0.75$, then one obtains

$$\begin{aligned} \alpha_1 &= 0.396 \\ \alpha_2 &= 0.302 \\ \alpha_3 &= 0.302 \end{aligned} \quad (11.41)$$

So approximately 40% of the window area should be allocated to the primary winding, and 30% should be allocated to each half of the center-tapped secondary. The total copper loss at this optimal design point is found from evaluation of Eq. (11.34):

$$\begin{aligned} P_{cu,tot} &= \frac{\rho(MLT)}{W_A K_u} \left(\sum_{j=1}^3 n_j I_j \right)^2 \\ &= \frac{\rho(MLT) n_2^2 I^2}{W_A K_u} \left(1 + 2D + 2\sqrt{D(1+D)} \right) \end{aligned} \quad (11.42)$$

11.3.2 Coupled Inductor Design Constraints

Let us now consider how to design a k -winding coupled inductor, as discussed in Sect. 10.5.4 and illustrated in Fig. 11.11. It is desired that the magnetizing inductance be a specified value L_M , referred to winding 1. It is also desired that the numbers of turns for the other windings be chosen according to desired turns ratios. When the magnetizing current $i_M(t)$ reaches its maximum value $I_{M,max}$, the coupled inductor should operate with a given maximum flux density B_{max} . With rms currents I_1, I_2, \dots, I_k applied to the respective windings, the total copper loss should be a desired value P_{cu} given by Eq. (11.34). Hence, the design procedure involves selecting the core size and number of primary turns so that the desired magnetizing inductance, the desired flux density, and the desired total copper loss are achieved. Other quantities, such as air gap length, secondary turns, and wire sizes, can then be selected. The derivation follows the derivation for the single-winding case (Sect. 11.1), and incorporates the window area optimization of Sect. 11.3.1.

The magnetizing current $i_M(t)$ can be expressed in terms of the winding currents $i_1(t), i_2(t), \dots, i_k(t)$ by solution of Fig. 11.11a (or by use of Ampere's Law), as follows:

$$i_M(t) = i_1(t) + \frac{n_2}{n_1} i_2(t) + \dots + \frac{n_k}{n_1} i_k(t) \quad (11.43)$$




Fig. 11.11 A k -winding magnetic device, with specified turns ratios and waveforms: (a) electrical circuit model, (b) magnetic circuit model

By solution of the magnetic circuit model of Fig. 11.11b, we can write

$$n_1 i_M(t) = B(t) A_c \cdot \mathcal{R}_g \quad (11.44)$$

This equation is analogous to Eq. (11.4), and assumes that the reluctance \mathcal{R}_g of the air gap is much larger than the reluctance \mathcal{R}_c of the core. As usual, the total flux $\Phi(t)$ is equal to $B(t)A_c$. Leakage inductances are ignored.

To avoid saturation of the core, the instantaneous flux density $B(t)$ must be less than the saturation flux density of the core material, B_{sat} . Let us define $I_{M,max}$ as the maximum value of the magnetizing current $i_M(t)$. According to Eq. (11.44), this will lead to a maximum flux density B_{max} given by

$$n_1 I_{M,max} = B_{max} A_c \cdot \mathcal{R}_g = B_{max} \frac{\ell_g}{\mu_0} \quad (11.45)$$

For a value of $I_{M,max}$ given by the circuit application, we should use Eq. (11.45) to choose the turns n_1 and gap length ℓ_g such that the maximum flux density B_{max} is less than the saturation density B_{sat} . Equation (11.45) is similar to Eq. (11.6), but accounts for the magnetizations produced by multiple-winding currents.

The magnetizing inductance L_M , referred to winding 1, is equal to

$$L_M = \frac{n_1^2}{\mathcal{R}_g} = n_1^2 \frac{\mu_0 A_c}{\ell_g} \quad (11.46)$$

This equation is analogous to Eq. (11.7).

As shown in Sect. 11.3.1, the total copper loss is minimized when the core window area W_A is allocated to the various windings according to Eq. (11.35) or (11.36). The total copper loss is then given by Eq. (11.34). Equation (11.34) can be expressed in the form

$$P_{cu} = \frac{\rho(MLT)n_1^2 I_{tot}^2}{W_A K_u} \quad (11.47)$$

where

$$I_{tot} = \sum_{j=1}^k \frac{n_j}{n_1} I_j \quad (11.48)$$

is the sum of the rms winding currents, referred to winding 1.

We can now eliminate the unknown quantities ℓ_g and n_1 from Eqs. (11.45), (11.46), and (11.47). Equation (11.47) then becomes

$$P_{cu} = \frac{\rho(MLT)L_M^2 I_{tot}^2 I_{M,max}^2}{B_{max}^2 A_c^2 W_A K_u} \quad (11.49)$$

We can now rearrange this equation, by grouping terms that involve the core geometry on the left-hand side, and specifications on the right-hand side:

$$\frac{A_c^2 W_A}{(MLT)} = \frac{\rho L_M^2 I_{tot}^2 I_{M,max}^2}{B_{max}^2 K_u P_{cu}} \quad (11.50)$$

The left-hand side of the equation can be recognized as the same K_g term defined in Eq. (11.15). Therefore, to design a coupled inductor that meets the requirements of operating with a given

maximum flux density B_{max} , given primary magnetizing inductance L_M , and with a given total copper loss P_{cu} , we must select a core that satisfies

$$K_g \geq \frac{\rho L_M^2 I_{tot}^2 I_{M,max}^2}{B_{max}^2 K_u P_{cu}} \quad (11.51)$$

Once such a core is found, then the winding 1 turns and gap length can be selected to satisfy Eqs. (11.45) and (11.46). The turns of windings 2 through k are selected according to the desired turns ratios. The window area is allocated among the windings according to Eq. (11.35), and the wire gauges are chosen using Eq. (11.27).

The procedure above is applicable to design of coupled inductors. The results are applicable to design of flyback and SEPIC transformers as well, although it should be noted that the procedure does not account for the effects of core or proximity loss. It also can be extended to design of other devices, such as conventional transformers—doing so is left as a homework problem.

11.3.3 First-Pass Design Procedure

The following quantities are specified, using the units noted:

| | | |
|---|--|------------------------------|
| Wire effective resistivity | ρ | ($\Omega \cdot \text{cm}$) |
| Total rms winding currents, referred to winding 1 | $I_{tot} = \sum_{j=1}^k \frac{n_j}{n_i} I_j$ | (A) |
| Peak magnetizing current, referred to winding 1 | $I_{M,max}$ | (A) |
| Desired turns ratios | $n_2/n_1, n_3/n_1, \text{etc.}$ | |
| Magnetizing inductance, referred to winding 1 | L_M | (H) |
| Allowed total copper loss | P_{cu} | (W) |
| Winding fill factor | K_u | |
| Maximum operating flux density | B_{max} | (T) |

The core dimensions are expressed in cm:

| | | |
|---------------------------|-------|-------------------|
| Core cross-sectional area | A_c | (cm^2) |
| Core window area | W_A | (cm^2) |
| Mean length per turn | MLT | (cm) |

The use of centimeters rather than meters requires that appropriate factors be added to the design equations.

1. Determine core size

$$K_g \geq \frac{\rho L_M^2 I_{tot}^2 I_{M,max}^2}{B_{max}^2 P_{cu} K_u} 10^8 \quad (\text{cm}^5) \quad (11.52)$$

Choose a core which is large enough to satisfy this inequality. Note the values of A_c , W_A , and MLT for this core. The resistivity ρ of copper wire is $1.724 \cdot 10^{-6} \Omega \cdot \text{cm}$ at room temperature, and $2.3 \cdot 10^{-6} \Omega \cdot \text{cm}$ at 100°C .

2. Determine air gap length

$$\ell_g = \frac{\mu_0 L_M I_{M,max}^2}{B_{max}^2 A_c} 10^4 \quad (\text{m}) \quad (11.53)$$

Here, B_{max} is expressed in Tesla, A_c is expressed in cm^2 , and ℓ_g is expressed in meters. The permeability of free space is $\mu_0 = 4\pi \cdot 10^{-7} \text{ H/m}$. This value is approximate, and neglects fringing flux and other nonidealities.

3. Determine number of winding 1 turns

$$n_1 = \frac{L_M I_{M,max}}{B_{max} A_c} 10^4 \quad (11.54)$$

Here, B_{max} is expressed in Tesla and A_c is expressed in cm^2 .

4. Determine number of secondary turns

Use the desired turns ratios:

$$\begin{aligned} n_2 &= \left(\frac{n_2}{n_1} \right) n_1 \\ n_3 &= \left(\frac{n_3}{n_1} \right) n_1 \\ &\vdots \end{aligned} \quad (11.55)$$

5. Evaluate fraction of window area allocated to each winding

$$\begin{aligned} \alpha_1 &= \frac{n_1 I_1}{n_1 I_{tot}} \\ \alpha_2 &= \frac{n_2 I_2}{n_1 I_{tot}} \\ &\vdots \\ \alpha_k &= \frac{n_k I_k}{n_1 I_{tot}} \end{aligned} \quad (11.56)$$

6. Evaluate wire sizes

$$\begin{aligned} A_{w1} &\leq \frac{\alpha_1 K_u W_A}{n_1} \\ A_{w2} &\leq \frac{\alpha_2 K_u W_A}{n_2} \\ &\vdots \end{aligned} \quad (11.57)$$

Select wire with bare copper area less than or equal to these values. An American Wire Gauge table is included in Appendix B.

11.4 Examples

11.4.1 Coupled Inductor for a Two-Output Forward Converter

As a first example, let us consider the design of coupled inductors for the two-output forward converter illustrated in Fig. 11.12. This element can be viewed as two filter inductors that are wound on the same core. The turns ratio is chosen to be the same as the ratio of the output voltages. The magnetizing inductance performs the function of filtering the switching harmonics for both outputs, and the magnetizing current is equal to the sum of the reflected winding currents.




Fig. 11.12 Two-output forward converter example: (a) circuit schematic, (b) coupled inductor model inserted into converter secondary-side circuit, (c) magnetizing current and voltage waveforms of coupled inductor, referred to winding 1

At the nominal full-load operating point, the converter operates in the continuous conduction mode with a duty cycle of $D = 0.35$. The switching frequency is 200 kHz. At this operating point, it is desired that the ripple in the magnetizing current have a peak magnitude equal to 20% of the dc component of magnetizing current.

The dc component of the magnetizing current I_M is

$$\begin{aligned} I_M &= I_1 + \frac{n_2}{n_1} I_2 \\ &= (4 \text{ A}) + \frac{12}{28} (2 \text{ A}) \\ &= 4.86 \text{ A} \end{aligned} \quad (11.58)$$

The magnetizing current ripple Δi_M can be expressed as

$$\Delta i_M = \frac{V_1 D' T_s}{2L_M} \quad (11.59)$$

Since we want Δi_M to be equal to 20% of I_M , we should choose L_M as follows:

$$\begin{aligned} L_M &= \frac{V_1 D' T_s}{2\Delta i_M} \\ &= \frac{(28 \text{ V})(1 - 0.35)(5 \mu\text{s})}{2(4.86 \text{ A})(20\%)} \\ &= 47 \mu\text{H} \end{aligned} \quad (11.60)$$

The peak magnetizing current, referred to winding 1, is therefore

$$I_{M,max} = I_M + \Delta i_M = 5.83 \text{ A} \quad (11.61)$$

Since the current ripples of the winding currents are small compared to the respective dc components, the rms values of the winding currents are approximately equal to the dc components: $I_1 = 4 \text{ A}$, $I_2 = 2 \text{ A}$. Therefore, the sum of the rms winding currents, referred to winding 1, is

$$I_{tot} = I_1 + \frac{n_2}{n_1} I_2 = 4.86 \text{ A} \quad (11.62)$$

For this design, it is decided to allow 0.75 W of copper loss, and to operate the core at a maximum flux density of 0.25 Tesla. A fill factor of 0.4 is assumed. The required K_g is found by evaluation of Eq. (11.52), as follows:

$$\begin{aligned} K_g &\geq \frac{(1.724 \cdot 10^{-6} \Omega \cdot \text{cm})(47 \mu\text{H})^2 (4.86 \text{ A})^2 (5.83 \text{ A})^2}{(0.25 \text{ T})^2 (0.75 \text{ W})(0.4)} 10^8 \\ &= 16 \cdot 10^{-3} \text{ cm}^5 \end{aligned} \quad (11.63)$$

A ferrite PQ 20/16 core is selected, which has a K_g of $22.4 \cdot 10^{-3} \text{ cm}^5$. From Appendix B, the geometrical parameters for this core are $A_c = 0.62 \text{ cm}^2$, $W_A = 0.256 \text{ cm}^2$, and $MLT = 4.4 \text{ cm}$.

The air gap is found by evaluation of Eq. (11.53) as follows:

$$\begin{aligned} \ell_g &= \frac{\mu_0 L_M I_{M,max}^2}{B_{max}^2 A_c} 10^4 \\ &= \frac{(4\pi \cdot 10^{-7} \text{ H/m})(47 \mu\text{H})(5.83 \text{ A})^2}{(0.25 \text{ T})^2 (0.62 \text{ cm}^2)} 10^4 \\ &= 0.52 \text{ mm} \end{aligned} \quad (11.64)$$

In practice, a slightly longer air gap would be necessary, to allow for the effects of fringing flux and other nonidealities. The winding 1 turns are found by evaluation of Eq. (11.54):

$$\begin{aligned} n_1 &= \frac{L_M I_{M,max}}{B_{max} A_c} 10^4 \\ &= \frac{(47 \mu\text{H})(5.83 \text{ A})}{(0.25 \text{ T})(0.62 \text{ cm}^2)} 10^4 \\ &= 17.6 \text{ turns} \end{aligned} \quad (11.65)$$

The winding 2 turns are chosen according to the desired turns ratio:

$$\begin{aligned} n_2 &= \left(\frac{n_2}{n_1} \right) n_1 \\ &= \left(\frac{12}{28} \right) (17.6) \\ &= 7.54 \text{ turns} \end{aligned} \quad (11.66)$$

The numbers of turns are rounded off to $n_1 = 17$ turns, $n_2 = 7$ turns (18:8 would be another possible choice). The window area W_A is allocated to the windings according to the fractions from Eq. (11.56):

$$\begin{aligned} \alpha_1 &= \frac{n_1 I_1}{n_1 I_{tot}} = \frac{(17)(4 \text{ A})}{(17)(4.86 \text{ A})} = 0.8235 \\ \alpha_2 &= \frac{n_2 I_2}{n_1 I_{tot}} = \frac{(7)(2 \text{ A})}{(17)(4.86 \text{ A})} = 0.1695 \end{aligned} \quad (11.67)$$

The wire sizes can therefore be chosen as follows:

$$\begin{aligned} A_{w1} &\leq \frac{\alpha_1 K_u W_A}{n_1} = \frac{(0.8235)(0.4)(0.256 \text{ cm}^2)}{(17)} = 4.96 \cdot 10^{-3} \text{ cm}^2 \\ &\quad \text{use AWG #21} \\ A_{w2} &\leq \frac{\alpha_2 K_u W_A}{n_2} = \frac{(0.1695)(0.4)(0.256 \text{ cm}^2)}{(7)} = 2.48 \cdot 10^{-3} \text{ cm}^2 \\ &\quad \text{use AWG #24} \end{aligned} \quad (11.68)$$

11.4.2 CCM Flyback Transformer

As a second example, let us design the flyback transformer for the converter illustrated in Fig. 11.13. This converter operates with an input voltage of 200 V, and produces an full-load output of 20 V at 5 A. The switching frequency is 150 kHz. Under these operating conditions, it is desired that the converter operate in the continuous conduction mode, with a magnetizing current ripple equal to 20% of the dc component of magnetizing current. The duty cycle is chosen to be $D = 0.4$, and the turns ratio is $n_2/n_1 = 0.15$. A copper loss of 1.5 W is allowed, not including proximity effect losses. To allow room for isolation between the primary and secondary




Fig. 11.13 Flyback transformer design example: (a) converter schematic, (b) typical waveforms

windings, a fill factor of $K_u = 0.3$ is assumed. A maximum flux density of $B_{max} = 0.25$ T is used; this value is less than the worst-case saturation flux density B_{sat} of the ferrite core material.

By solution of the converter using capacitor charge balance, the dc component of the magnetizing current can be found to be

$$I_M = \left(\frac{n_2}{n_1} \right) \frac{1}{D'} \frac{V}{R} = 1.25 \text{ A} \quad (11.69)$$

Hence, the magnetizing current ripple should be

$$\Delta i_M = (20\%)I_M = 0.25 \text{ A} \quad (11.70)$$

and the maximum value of the magnetizing current is

$$I_{M,max} = I_M + \Delta i_M = 1.5 \text{ A} \quad (11.71)$$

To obtain this ripple, the magnetizing inductance should be

$$\begin{aligned} L_M &= \frac{V_g D T_s}{2 \Delta i_M} \\ &= 1.07 \text{ mH} \end{aligned} \quad (11.72)$$

The rms value of the primary winding current is found using Eq. (A.6) of Appendix A, as follows:

$$I_1 = I_M \sqrt{D} \sqrt{1 + \frac{1}{3} \left(\frac{\Delta i_M}{I_M} \right)^2} = 0.796 \text{ A} \quad (11.73)$$

The rms value of the secondary winding current is found in a similar manner:

$$I_2 = \frac{n_1}{n_2} I_M \sqrt{D'} \sqrt{1 + \frac{1}{3} \left(\frac{\Delta i_M}{I_M} \right)^2} = 6.50 \text{ A} \quad (11.74)$$

Note that I_2 is not simply equal to the turns ratio multiplied by I_1 . The total rms winding current is equal to:

$$I_{tot} = I_1 + \frac{n_2}{n_1} I_2 = 1.77 \text{ A} \quad (11.75)$$

We can now determine the necessary core size. Evaluation of Eq. (11.52) yields

$$\begin{aligned} K_g &\geq \frac{\rho L_M^2 I_{tot}^2 I_{M,max}^2}{B_{max}^2 P_{cu} K_u} 10^8 \\ &= \frac{(1.724 \cdot 10^{-6} \Omega \cdot \text{cm})(1.07 \cdot 10^{-3} \text{ H})^2 (1.77 \text{ A})^2 (1.5 \text{ A})^2}{(0.25 \text{ T})^2 (1.5 \text{ W})(0.3)} 10^8 \\ &= 0.049 \text{ cm}^5 \end{aligned} \quad (11.76)$$

The smallest EE core listed in Appendix B that satisfies this inequality is the EE30, which has $K_g = 0.0857 \text{ cm}^5$. The dimensions of this core are

$$\begin{aligned} A_c &1.09 \text{ cm}^2 \\ W_A &0.476 \text{ cm}^2 \\ MLT &6.6 \text{ cm} \\ \ell_m &5.77 \text{ cm} \end{aligned} \quad (11.77)$$

The air gap length ℓ_g is chosen according to Eq. (11.53):

$$\begin{aligned} \ell_g &= \frac{\mu_0 L_M I_{M,max}^2}{B_{max}^2 A_c} 10^4 \\ &= \frac{(4\pi \cdot 10^{-7} \text{ H/m})(1.07 \cdot 10^{-3} \text{ H})(1.5 \text{ A})^2}{(0.25 \text{ T})^2 (1.09 \text{ cm}^2)} 10^4 \\ &= 0.44 \text{ mm} \end{aligned} \quad (11.78)$$

The number of winding 1 turns is chosen according to Eq. (11.54), as follows:

$$\begin{aligned} n_1 &= \frac{L_M I_{M,\max}}{B_{\max} A_c} 10^4 \\ &= \frac{(1.07 \cdot 10^{-3} \text{ H})(1.5 \text{ A})}{(0.25 \text{ T})(1.09 \text{ cm}^2)} 10^4 \\ &= 58.7 \text{ turns} \end{aligned} \quad (11.79)$$

Since an integral number of turns is required, we roundoff this value to

$$n_1 = 59 \quad (11.80)$$

To obtain the desired turns ratio, n_2 should be chosen as follows:

$$\begin{aligned} n_2 &= \left(\frac{n_2}{n_1} \right) n_1 \\ &= (0.15)59 \\ &= 8.81 \end{aligned} \quad (11.81)$$

We again round this value off, to

$$n_2 = 9 \quad (11.82)$$

The fractions of the window area allocated to windings 1 and 2 are selected in accordance with Eq. (11.56):

$$\begin{aligned} \alpha_1 &= \frac{I_1}{I_{tot}} = \frac{(0.796 \text{ A})}{(1.77 \text{ A})} = 0.45 \\ \alpha_2 &= \frac{n_2 I_2}{n_1 I_{tot}} = \frac{(9)(6.5 \text{ A})}{(59)(1.77 \text{ A})} = 0.55 \end{aligned} \quad (11.83)$$

The wire gauges should therefore be

$$\begin{aligned} A_{W1} &\leq \frac{\alpha_1 K_u W_A}{n_1} = 1.09 \cdot 10^{-3} \text{ cm}^2 \quad \text{—use #28 AWG} \\ A_{W2} &\leq \frac{\alpha_2 K_u W_A}{n_2} = 8.88 \cdot 10^{-3} \text{ cm}^2 \quad \text{—use #19 AWG} \end{aligned} \quad (11.84)$$

The above American Wire Gauges are selected using the wire gauge table given at the end of Appendix B.

The above design does not account for core loss or copper loss caused by the proximity effect. Let us compute the core loss for this design. Figure Fig. 11.14 contains a sketch of the B - H loop for this design. The flux density $B(t)$ can be expressed as a dc component (determined by the dc value of the magnetizing current I_M), plus an ac variation of peak amplitude ΔB that is determined by the current ripple Δi_M . The maximum value of $B(t)$ is labeled B_{\max} ; this value is determined by the sum of the dc component and the ac ripple component. The core material saturates when the applied $B(t)$ exceeds B_{sat} ; hence, to avoid saturation, B_{\max} should be less than B_{sat} . The core loss is determined by the amplitude of the ac variations in $B(t)$, i.e., by ΔB .

Fig. 11.14 B - H loop for the flyback transformer design example





Fig. 11.15 Variation of flux density $B(t)$, flyback transformer example



The ac component ΔB is determined using Faraday's law, as follows. Solution of Faraday's law for the derivative of $B(t)$ leads to

$$\frac{dB(t)}{dt} = \frac{v_M(t)}{n_1 A_c} \quad (11.85)$$

As illustrated in Fig. 11.15, the voltage applied during the first subinterval is $v_M(t) = V_g$. This causes the flux density to increase with slope

$$\frac{dB(t)}{dt} = \frac{V_g}{n_1 A_c} \quad (11.86)$$

Over the first subinterval $0 < t < DT_s$, the flux density $B(t)$ changes by the net amount $2\Delta B$. This net change is equal to the slope given by Eq. (11.86), multiplied by the interval length DT_s :

$$\Delta B = \left(\frac{V_g}{2n_1 A_c} \right) (DT_s) \quad (11.87)$$

Upon solving for ΔB and expressing A_c in cm^2 , we obtain

$$\Delta B = \frac{V_g DT_s}{2n_1 A_c} 10^4 \quad (11.88)$$




Fig. 11.16 Determination of core loss density for the flyback transformer design example

For the flyback transformer example, the peak ac flux density is found to be

$$\begin{aligned}\Delta B &= \frac{(200 \text{ V})(0.4)(6.67 \mu\text{s})}{2(59)(1.09 \text{ cm}^2)} 10^4 \\ &= 0.041 \text{ T}\end{aligned}\quad (11.89)$$

To determine the core loss, we next examine the data provided by the manufacturer for the given core material. A typical plot of core loss is illustrated in Fig. 11.16. For the values of ΔB and switching frequency of the flyback transformer design, this plot indicates that 0.04 W will be lost in every cm^3 of the core material. Of course, this value neglects the effects of harmonics on core loss. The total core loss P_{fe} will therefore be equal to this loss density, multiplied by the volume of the core:

$$\begin{aligned}P_{fe} &= (0.04 \text{ W}/\text{cm}^3)(A_c \ell_m) \\ &= (0.04 \text{ W}/\text{cm}^3)(1.09 \text{ cm}^2)(5.77 \text{ cm}) \\ &= 0.25 \text{ W}\end{aligned}\quad (11.90)$$

This core loss is less than the copper loss of 1.5 W, and neglecting the core loss is often warranted in designs that operate in the continuous conduction mode and that employ ferrite core materials.

11.5 Summary of Key Points

1. A variety of magnetic devices are commonly used in switching converters. These devices differ in their core flux density variations, as well as in the magnitudes of the ac winding currents. When the flux density variations are small, core loss can be neglected. Alternatively, a low-frequency material can be used, having higher saturation flux density.

2. The core geometrical constant K_g is a measure of the magnetic size of a core, for applications in which copper loss is dominant. In the K_g design method, flux density and total copper loss are specified. Design procedures for single-winding filter inductors and for conventional multiple-winding transformers are derived.

PROBLEMS

- 11.1** A simple buck converter operates with a 50 kHz switching frequency and a dc input voltage of $V_g = 40$ V. The output voltage is $V = 20$ V. The load resistance is $R \geq 4 \Omega$.
- Determine the value of the output filter inductance L such that the peak-to-average inductor current ripple Δi is 10% of the dc component I .
 - Determine the peak steady-state inductor current I_{max} .
 - Design an inductor which has the values of L and I_{max} from parts (a) and (b). Use a ferrite EE core, with $B_{max} = 0.25$ T. Choose a value of winding resistance such that the inductor copper loss is less than or equal to 1 W at room temperature. Assume $K_u = 0.5$. Specify: core size, gap length, wire size (AWG), and number of turns.
- 11.2** A boost converter operates at the following quiescent point: $V_g = 28$ V, $V = 48$ V, $P_{load} = 150$ W, $f_s = 100$ kHz. Design the inductor for this converter. Choose the inductance value such that the peak current ripple is 10% of the dc inductor current. Use a peak flux density of 0.225 T, and assume a fill factor of 0.5. Allow copper loss equal to 0.5% of the load power, at room temperature. Use a ferrite PQ core. Specify: core size, air gap length, wire gauge, and number of turns.
- 11.3** Extension of the K_g approach to design of two-winding transformers. It is desired to design a transformer having a turns ratio of $1 : n$. The transformer stores negligible energy, no air gap is required, and the ratio of the winding currents $i_2(t)/i_1(t)$ is essentially equal to the turns ratio n . The applied primary volt-seconds λ_1 are defined for a typical PWM voltage waveform $v_1(t)$ in Fig. 10.45b; these volt-seconds should cause the maximum flux density to be equal to a specified value $B_{max} = \Delta B$. You may assume that the flux density $B(t)$ contains no dc bias, as in Fig. 10.46. You should allocate half of the core window area to each winding. The total copper loss P_{cu} is also specified. You may neglect proximity losses.
- Derive a transformer design procedure, in which the following quantities are specified: total copper loss P_{cu} , maximum flux density B_{max} , fill factor K_u , wire resistivity ρ , rms primary current I_1 , applied primary volt-seconds λ_1 , and turns ratio $1:n$. Your procedure should yield the following data: required core geometrical constant K_g , primary and secondary turns n_1 and n_2 , and primary and secondary wire areas A_{w1} and A_{w2} .
 - The voltage waveform applied to the transformer primary winding of the Ćuk converter (Fig. 6.42c) is equal to the converter input voltage V_g while the transistor conducts, and is equal to $-V_g D/(1 - D)$ while the diode conducts. This converter operates with a switching frequency of 100 kHz, and a transistor duty cycle D equal to 0.4. The dc input voltage is $V_g = 120$ V, the dc output voltage is $V = 24$ V, and the load power is 200 W. You may assume a fill factor of $K_u = 0.3$. Use your procedure of part (a) to design a transformer for this application, in which $B_{max} = 0.15$ T, and $P_{cu} = 0.25$ W at 100°C. Use a ferrite PQ core. Specify: core size, primary and secondary turns, and wire gauges.

- 11.4** Coupled inductor design. The two-output forward converter of Fig. 10.47a employs secondary-side coupled inductors. An air gap is employed.

Design a coupled inductor for the following application: $V_1 = 5 \text{ V}$, $V_2 = 15 \text{ V}$, $I_1 = 20 \text{ A}$, $I_2 = 4 \text{ A}$, $D = 0.4$. The magnetizing inductance should be equal to $8 \mu\text{H}$, referred to the 5 V winding. You may assume a fill factor K_u of 0.5. Allow a total of 1 W of copper loss at 100°C , and use a peak flux density of $B_{max} = 0.2 \text{ T}$. Use a ferrite EE core. Specify: core size, air gap length, number of turns, and wire gauge for each winding.

- 11.5** Flyback transformer design. A flyback converter operates with a 160 Vdc input, and produces a 28 Vdc output. The maximum load current is 2 A. The transformer turns ratio is 8:1. The switching frequency is 100 kHz. The converter should be designed to operate in the discontinuous conduction mode at all load currents. The total copper loss should be less than 0.75 W.

- (a) Choose the value of transformer magnetizing inductance L_M such that, at maximum load current, $D_3 = 0.1$ (the duty cycle of subinterval 3, in which all semiconductors are off). Please indicate whether your value of L_M is referred to the primary or secondary winding. What is the peak transistor current? The peak diode current?
- (b) Design a flyback transformer for this application. Use a ferrite pot core with $B_{max} = 0.25 \text{ Tesla}$, and with fill factor $K_u = 0.4$. Specify: core size, primary and secondary turns and wire sizes, and air gap length.
- (c) For your design of part (b), compute the copper losses in the primary and secondary windings. You may neglect proximity loss.
- (d) For your design of part (b), compute the core loss. Loss data for the core material is given by Fig. 10.20. Is the core loss less than the copper loss computed in Part (c)?



Transformer Design

In the design methods of the previous chapter, copper loss P_{cu} and maximum flux density B_{max} are specified, while core loss P_{fe} is not specifically addressed. This approach is appropriate for a number of applications, such as the filter inductor in which the dominant design constraints are copper loss and saturation flux density. However, in a substantial class of applications, the operating flux density is limited by core loss rather than saturation. For example, in a conventional high-frequency transformer, it is usually necessary to limit the core loss by operating at a reduced value of the peak ac flux density ΔB .

Design of core loss-limited magnetic devices is characterized by finding the ac flux density that minimizes total core plus copper loss. Typically, this optimization problem also involves optimization of the winding geometry to control ac proximity losses, and possibly incorporation of other constraints such as galvanic isolation. Consequently, multiple design iterations are required. In this chapter, the basic design equations are developed, and a first-pass design that minimizes the total core loss plus dc copper loss is found. The winding geometry can then be estimated, and ac proximity losses can be analyzed as described in Sect. 10.4. The design can then be iterated as needed.

This chapter covers the general transformer design problem. It is desired to design a k -winding transformer as illustrated in Fig. 12.1. Both copper loss P_{cu} and core loss P_{fe} are modeled. As the operating flux density is increased (by decreasing the number of turns), the copper loss is decreased but the core loss is increased. We will determine the operating flux density that minimizes the total power loss $P_{tot} = P_{fe} + P_{cu}$.

It is possible to generalize the core geometrical constant K_g design method, derived in the previous chapter, to treat the design of magnetic devices when both copper loss and core loss are significant. This leads to the geometrical constant K_{gfe} , a measure of the effective magnetic size of core in a transformer design application. Several examples of transformer designs via the K_{gfe} method are given in this chapter. A similar procedure is also derived, for design of single-winding inductors in which core loss is significant.




Fig. 12.1 A k -winding transformer, in which both core loss and copper loss are significant

12.1 Transformer Design: Basic Constraints

As in the case of the filter inductor design, we can write several basic constraining equations. These equations can then be combined into a single equation for selection of the core size. In the case of transformer design, the basic constraints describe the core loss, flux density, copper loss, and total power loss vs. flux density. The flux density is then chosen to optimize the total power loss.

12.1.1 Core Loss

As described in Chap. 10, the total core loss P_{fe} depends on the peak ac flux density ΔB , the operating frequency f , and the volume of the core. At a given frequency, we can approximate the core loss by a function of the form

$$P_{fe} = K_{fe}(\Delta B)^\beta A_c \ell_m \quad (12.1)$$

Again, A_c is the core cross-sectional area, ℓ_m is the core mean magnetic path length, and hence $A_c \ell_m$ is the volume of the core. K_{fe} is a constant of proportionality which depends on the operating frequency. The exponent β is determined from the core manufacturer's published data. Typically, the value of β for ferrite power materials is approximately 2.6; for other core materials, this exponent lies in the range 2 to 3. Equation (12.1) generally assumes that the applied waveforms are sinusoidal; effects of waveform harmonic content are ignored here.

12.1.2 Flux Density

An arbitrary periodic primary voltage waveform $v_1(t)$ is illustrated in Fig. 12.2. The volt-seconds applied during the positive portion of the waveform is denoted λ_1 :

$$\lambda_1 = \int_{t_1}^{t_2} v_1(t) dt \quad (12.2)$$

These volt-seconds, or flux-linkages, cause the flux density to change from its negative peak to its positive peak value. Hence, from Faraday's law, the peak value of the ac component of the flux density is




Fig. 12.2 An arbitrary transformer primary voltage waveform, illustrating the volt-seconds applied during the positive portion of the cycle

$$\Delta B = \frac{\lambda_1}{2n_1 A_c} \quad (12.3)$$

Note that, for a given applied voltage waveform and λ_1 , we can reduce ΔB by increasing the primary turns n_1 . This has the effect of decreasing the core loss according to Eq. (12.1). However, it also causes the copper loss to increase, since the new windings will be comprised of more turns of smaller wire. As a result, there is an optimal choice for ΔB , in which the total loss is minimized. In the next sections, we will determine the optimal ΔB . Having done so, we can then use Eq. (12.3) to determine the primary turns n_1 , as follows:

$$n_1 = \frac{\lambda_1}{2\Delta B A_c} \quad (12.4)$$

It should also be noted that, in some converter topologies such as the forward converter with conventional reset winding, the flux density $B(t)$ and the magnetizing current $i_M(t)$ are not allowed to be negative. In consequence, the instantaneous flux density $B(t)$ contains a dc bias. Provided that the core does not approach saturation, this dc bias does not significantly affect the core loss: core loss is determined by the ac component of $B(t)$. Equations (12.2) to (12.4) continue to apply to this case, since ΔB is the peak value of the ac component of $B(t)$.

12.1.3 Copper Loss

As shown in Sect. 11.3.1, the total copper loss is minimized when the core window area W_A is allocated to the various windings according to their relative apparent powers. The total copper loss is then given by Eq. (11.34). This equation can be expressed in the form

$$P_{cu} = \frac{\rho(MLT)n_1^2 I_{tot}^2}{W_A K_u} \quad (12.5)$$

where

$$I_{tot} = \sum_{j=1}^k \frac{n_j}{n_1} I_j \quad (12.6)$$

is the sum of the rms winding currents, referred to winding 1. Use of Eq. (12.4) to eliminate n_1 from Eq. (12.5) leads to

$$P_{cu} = \left(\frac{\rho \lambda_1^2 I_{tot}^2}{4K_u} \right) \left(\frac{MLT}{WAA_c^2} \right) \left(\frac{1}{\Delta B} \right)^2 \quad (12.7)$$

The right-hand side of Eq. (12.7) is grouped into three terms. The first group contains specifications, while the second group is a function of the core geometry. The last term is a function of ΔB , to be chosen to optimize the design. It can be seen that copper loss varies as the inverse square of ΔB ; increasing ΔB reduces P_{cu} .

The increased copper loss due to the proximity effect is not explicitly accounted for in this design procedure. In practice, the proximity loss must be estimated after the core and winding geometries are known. However, the increased ac resistance due to proximity loss can be accounted for in the design procedure. The effective value of the wire resistivity ρ is increased by a factor equal to the estimated ratio R_{ac}/R_{dc} . When the core geometry is known, the engineer can attempt to implement the windings such that the estimated R_{ac}/R_{dc} is obtained. Several design iterations may be needed.

12.1.4 Total Power Loss vs. ΔB

The total power loss P_{tot} is found by adding Eqs. (12.1) and (12.7):

$$P_{tot} = P_{fe} + P_{cu} \quad (12.8)$$

The dependence of P_{fe} , P_{cu} , and P_{tot} on ΔB is sketched in Fig. 12.3.




Fig. 12.3 Dependence of copper loss, core loss, and total loss on peak ac flux density

12.1.5 Optimum Flux Density

Let us now choose the value of ΔB that minimizes Eq. (12.8). At the optimum ΔB , we can write

$$\frac{dP_{tot}}{d(\Delta B)} = \frac{dP_{fe}}{d(\Delta B)} + \frac{dP_{cu}}{d(\Delta B)} = 0 \quad (12.9)$$

Note that the optimum does not necessarily occur where $P_{fe} = P_{cu}$. Rather, it occurs where

$$\frac{dP_{fe}}{d(\Delta B)} = -\frac{dP_{cu}}{d(\Delta B)} \quad (12.10)$$

The derivatives of the core and copper losses with respect to ΔB are given by

$$\frac{dP_{fe}}{d(\Delta B)} = \beta K_{fe} (\Delta B)^{(\beta-1)} A_c \ell_m \quad (12.11)$$

$$\frac{dP_{cu}}{d(\Delta B)} = -2 \left(\frac{\rho \lambda_1^2 I_{tot}^2}{4K_u} \right) \left(\frac{(MLT)}{W_A A_c^2} \right) (\Delta B)^{-3} \quad (12.12)$$

Substitution of Eqs. (12.11) and (12.12) into Eq. (12.10), and solution for ΔB , leads to the optimum flux density

$$\Delta B = \left[\frac{\rho \lambda_1^2 I_{tot}^2}{2K_u} \frac{(MLT)}{W_A A_c^3 \ell_m} \frac{1}{\beta K_{fe}} \right]^{\left(\frac{1}{\beta+2}\right)} \quad (12.13)$$

The resulting total power loss is found by substitution of Eq. (12.13) into (12.1), (12.8), and (12.9). Simplification of the resulting expression leads to

$$P_{tot} = [A_c \ell_m K_{fe}]^{\left(\frac{2}{\beta+2}\right)} \left[\frac{\rho \lambda_1^2 I_{tot}^2 (MLT)}{4K_u W_A A_c^2} \right]^{\left(\frac{\beta}{\beta+2}\right)} \left[\left(\frac{\beta}{2}\right)^{-\left(\frac{\beta}{\beta+2}\right)} + \left(\frac{\beta}{2}\right)^{\left(\frac{2}{\beta+2}\right)} \right] \quad (12.14)$$

This expression can be regrouped, as follows:

$$\frac{W_A (A_c)^{(2(\beta-1)/\beta)}}{(MLT) \ell_m^{(2/\beta)}} \left[\left(\frac{\beta}{2}\right)^{-\left(\frac{\beta}{\beta+2}\right)} + \left(\frac{\beta}{2}\right)^{\left(\frac{2}{\beta+2}\right)} \right]^{-\left(\frac{\beta+2}{\beta}\right)} = \frac{\rho \lambda_1^2 I_{tot}^2 K_{fe}^{(2/\beta)}}{4K_u (P_{tot})^{((\beta+2)/\beta)}} \quad (12.15)$$

The terms on the left side of Eq. (12.15) depend on the core geometry, while the terms on the right side depend on specifications regarding the application (ρ , I_{tot} , λ_1 , K_u , P_{tot}) and the desired core material (K_{fe} , β). The left side of Eq. (12.15) can be defined as the core geometrical constant K_{gfe} :

$$K_{gfe} = \frac{W_A (A_c)^{(2(\beta-1)/\beta)}}{(MLT) \ell_m^{(2/\beta)}} \left[\left(\frac{\beta}{2}\right)^{-\left(\frac{\beta}{\beta+2}\right)} + \left(\frac{\beta}{2}\right)^{\left(\frac{2}{\beta+2}\right)} \right]^{-\left(\frac{\beta+2}{\beta}\right)} \quad (12.16)$$

Hence, to design a transformer, the right side of Eq. (12.15) is evaluated. A core is selected whose K_{gfe} exceeds this value:

$$K_{gfe} \geq \frac{\rho \lambda_1^2 I_{tot}^2 K_{fe}^{(2/\beta)}}{4K_u (P_{tot})^{((\beta+2)/\beta)}} \quad (12.17)$$

The quantity K_{gfe} is similar to the geometrical constant K_g used in the previous chapter to design magnetics when core loss is negligible. K_{gfe} is a measure of the magnetic size of a core, for applications in which core loss is significant. Unfortunately, K_{gfe} depends on β , and hence the choice of core material affects the value of K_{gfe} . However, the β of most high-frequency ferrite materials lies in the narrow range 2.6 to 2.8, and K_{gfe} varies by no more than $\pm 5\%$ over this range. Appendix B lists the values of K_{gfe} for various standard ferrite cores, for the value $\beta = 2.7$.

Once a core has been selected, then the values of A_c , W_A , ℓ_m , and MLT are known. The peak ac flux density ΔB can then be evaluated using Eq. (12.13), and the primary turns n_1 can be found using Eq. (12.4). The number of turns for the remaining windings can be computed using

the desired turns ratios. The various window area allocations are found using Eq. (11.35). The wire sizes for the various windings can then be computed as discussed in the previous chapter,

$$A_{w,j} = \frac{K_u W_A \alpha_j}{n_j} \quad (12.18)$$

where $A_{w,j}$ is the wire area for winding j .

12.2 A First-Pass Transformer Design Procedure

The procedure developed in the previous sections is summarized below. As in the filter inductor design procedure of the previous chapter, this simple transformer design procedure should be regarded as a first-pass approach. Numerous issues have been neglected, including detailed insulation requirements, conductor eddy current losses, temperature rise, roundoff of number of turns, etc.

The following quantities are specified, using the units noted:

| | | |
|---|--|---|
| Wire effective resistivity | ρ | ($\Omega\text{-cm}$) |
| Total rms winding currents, referred to primary | $I_{tot} = \sum_{j=1}^k \frac{n_j}{n_i} I_j$ | (A) |
| Desired turns ratios | $n_2/n_1, n_3/n_1, \text{etc.}$ | |
| Applied primary volt-seconds | $\lambda_1 = \int v_1(t) dt$ | (V-sec) <small>positive portion of cycle</small> |
| Allowed total power dissipation | P_{tot} | (W) |
| Winding fill factor | K_u | |
| Core loss exponent | β | |
| Core loss coefficient | K_{fe} | ($\text{W/cm}^3 \text{T}^\beta$) |

The core dimensions are expressed in cm:

| | | |
|---------------------------|-------------------------|-------------------|
| Core cross-sectional area | A_c | (cm^2) |
| Core window area | W_A | (cm^2) |
| Mean length per turn | MLT | (cm) |
| Magnetic path length | ℓ_m | (cm) |
| Peak ac flux density | ΔB | (Tesla) |
| Wire areas | A_{w1}, A_{w2}, \dots | (cm^2) |

The use of centimeters rather than meters requires that appropriate factors be added to the design equations.

12.2.1 Procedure

1. Determine core size.

$$K_{gfe} \geq \frac{\rho \lambda_1^2 I_{tot}^2 K_{fe}^{(2/\beta)}}{4K_u(P_{tot})^{((\beta+2)/\beta)}} 10^8 \quad (12.19)$$

Choose a core that is large enough to satisfy this inequality. If necessary, it may be possible to use a smaller core by choosing a core material having lower loss, i.e., smaller K_{fe} .

2. Evaluate peak ac flux density.

$$\Delta B = \left[10^8 \frac{\rho \lambda_1^2 I_{tot}^2}{2K_u} \frac{(MLT)}{W_A A_c^3 \ell_m} \frac{1}{\beta K_{fe}} \right]^{\left(\frac{1}{\beta+2}\right)} \quad (12.20)$$

Check whether ΔB is greater than the core material saturation flux density. If the core operates with a flux dc bias, then the dc bias plus ΔB should not exceed the saturation flux density. Proceed to the next step if adequate margins exist to prevent saturation. Otherwise, (1) repeat the procedure using a core material having greater core loss, or (2) use the K_g design method, in which the maximum flux density is specified.

3. Evaluate primary turns.

$$n_1 = \frac{\lambda_1}{2\Delta B A_c} 10^4 \quad (12.21)$$

4. Choose numbers of turns for other windings.

According to the desired turns ratios:

$$\begin{aligned} n_2 &= n_1 \left(\frac{n_2}{n_1} \right) \\ n_3 &= n_1 \left(\frac{n_3}{n_1} \right) \\ &\vdots \end{aligned} \quad (12.22)$$

5. Evaluate fraction of window area allocated to each winding.

$$\begin{aligned} \alpha_1 &= \frac{n_1 I_1}{n_1 I_{tot}} \\ \alpha_2 &= \frac{n_2 I_2}{n_1 I_{tot}} \\ &\vdots \\ \alpha_k &= \frac{n_k I_k}{n_1 I_{tot}} \end{aligned} \quad (12.23)$$

6. Evaluate wire sizes.

$$\begin{aligned} A_{w1} &\leq \frac{\alpha_1 K_u W_A}{n_1} \\ A_{w2} &\leq \frac{\alpha_2 K_u W_A}{n_2} \\ &\vdots \end{aligned} \quad (12.24)$$

Choose wire gauges to satisfy these criteria.

A winding geometry can now be determined, and copper losses due to the proximity effect can be evaluated. If these losses are significant, it may be desirable to further optimize the design by reiterating the above steps, accounting for proximity losses by increasing the effective

wire resistivity to the value $\rho_{eff} = \rho_{cu}P_{cu}/P_{dc}$, where P_{cu} is the actual copper loss including proximity effects, and P_{dc} is the copper loss obtained when the proximity effect is negligible.

If desired, the power losses and transformer model parameters can now be checked. For the simple model of Fig. 12.4, the following parameters are estimated:

$$\text{Magnetizing inductance, referred to winding 1: } L_M = \frac{\mu n_1^2 A_c}{\ell_m}$$

$$\text{Peak ac magnetizing current, referred to winding 1: } i_{M,pk} = \frac{\lambda_1}{2L_M}$$

Winding resistances:

$$R_1 = \frac{\rho n_1 (MLT)}{A_{w1}}$$

$$R_2 = \frac{\rho n_2 (MLT)}{A_{w2}}$$

⋮

The core loss, copper loss, and total power loss can be determined using Eqs. (12.1), (12.7), and (12.8), respectively.




Fig. 12.4 Computed elements of simple transformer model

12.3 Examples

12.3.1 Example 1: Single-Output Isolated Ćuk Converter

As an example, let us consider the design of a simple two-winding transformer for the Ćuk converter of Fig. 12.5. This transformer is to be optimized at the operating point shown, corresponding to $D = 0.5$. The steady-state converter solution is $V_{c1} = V_g$, $V_{c2} = V$. The desired

transformer turns ratio is $n = n_1/n_2 = 5$. The switching frequency is $f_s = 200$ kHz, corresponding to $T_s = 5 \mu\text{s}$. A ferrite pot core is to be used; at 200 kHz, the chosen ferrite core material is described by the following parameters: $K_{fe} = 24.7 \text{ W/T}^3\text{cm}^3$, $\beta = 2.6$. A fill factor of $K_u = 0.5$ is assumed. Total power loss of $P_{tot} = 0.25 \text{ W}$ is allowed. Copper wire, having a resistivity of $\rho = 1.724 \cdot 10^{-6} \Omega\text{-cm}$, is to be used.





Fig. 12.5 Isolated Ćuk converter example

Fig. 12.6 Waveforms, Ćuk converter transformer design example



Transformer waveforms are illustrated in Fig. 12.6. The applied primary volt-seconds are

$$\begin{aligned}\lambda_1 &= DT_s V_{c1} = (0.5)(5 \mu\text{s})(25 \text{ V}) \\ &= 62.5 \text{ V} \cdot \mu\text{sec}\end{aligned}\quad (12.25)$$

The primary rms current is

$$I_1 = \sqrt{D \left(\frac{I}{n} \right)^2 + D'(I_g)^2} = 4\text{A} \quad (12.26)$$

It is assumed that the rms magnetizing current is much smaller than the rms winding currents. Since the transformer contains only two windings, the secondary rms current is equal to

$$I_2 = nI_1 = 20 \text{ A} \quad (12.27)$$

The total rms winding current, referred to the primary, is

$$I_{tot} = I_1 + \frac{1}{n}I_2 = 8 \text{ A} \quad (12.28)$$

The core size is evaluated using Eq. (12.19):

$$\begin{aligned} K_{gfe} &\geq \frac{(1.724 \cdot 10^{-6})(62.5 \cdot 10^{-6})^2(8)^2(24.7)^{(2/26)}}{4(0.5)(0.25)^{(4.6/2.6)}} 10^8 \\ &= 0.00295 \end{aligned} \quad (12.29)$$

The pot core data of Appendix B lists the 2213 pot core with $K_{gfe} = 0.0049$ for $\beta = 2.7$. Evaluation of Eq. (12.16) shows that $K_{gfe} = 0.0047$ for this core, when $\beta = 2.6$. In any event, 2213 is the smallest standard pot core size having $K_{gfe} \leq 0.00295$. The increased value of K_{gfe} should lead to lower total power loss. The peak ac flux density is found by evaluation of Eq. (12.20), using the geometrical data for the 2213 pot core:

$$\begin{aligned} \Delta B &= \left[10^8 \frac{(1.724 \cdot 10^{-6})(62.5 \cdot 10^{-6})^2(8)^2}{2(0.5)} \frac{(4.42)}{(0.297)(0.635)^3(3.15)} \frac{1}{(2.6)(24.7)} \right]^{(1/4.6)} \\ &= 0.0858 \text{ Tesla} \end{aligned} \quad (12.30)$$

This flux density is considerably less than the saturation flux density of approximately 0.35 Tesla. The primary turns are determined by evaluation of Eq. (12.21):

$$\begin{aligned} n_1 &= 10^4 \frac{(62.5 \cdot 10^{-6})}{2(0.0858)(0.635)} \\ &= 5.74 \text{ turns} \end{aligned} \quad (12.31)$$

The secondary turns are found by evaluation of Eq. (12.22). It is desired that the transformer have a 5:1 turns ratio, and hence

$$n_2 = \frac{n_1}{n} = 1.15 \text{ turns} \quad (12.32)$$

In practice, we might select $n_1 = 5$ and $n_2 = 1$. This would lead to a slightly higher ΔB and slightly higher loss.

The fraction of the window area allocated to windings 1 and 2 are determined using Eq. (12.23):

$$\begin{aligned} \alpha_1 &= \frac{(4A)}{(8A)} = 0.5 \\ \alpha_2 &= \frac{(\frac{1}{5})(20A)}{(8A)} = 0.5 \end{aligned} \quad (12.33)$$

For this example, the window area is divided equally between the primary and secondary windings, since the ratio of their rms currents is equal to the turns ratio. We can now evaluate the primary and secondary wire areas, via Eq. (12.24):

$$A_{w1} = \frac{(0.5)(0.5)(0.297)}{(5)} = 14.8 \cdot 10^{-3} \text{cm}^2$$

$$A_{w2} = \frac{(0.5)(0.5)(0.297)}{(1)} = 74.2 \cdot 10^{-3} \text{cm}^2 \quad (12.34)$$

The wire gauge is selected using the wire table of Appendix B. AWG #16 has area $13.07 \cdot 10^{-3} \text{cm}^2$, and is suitable for the primary winding. AWG #9 is suitable for the secondary winding, with area $66.3 \cdot 10^{-3} \text{cm}^2$. These are very large conductors, and one turn of AWG #9 is not a practical solution! We can also expect significant proximity losses, and significant leakage inductance. In practice, interleaved foil windings might be used. Alternatively, Litz wire or several parallel strands of smaller wire could be employed.

It is a worthwhile exercise to repeat the above design at several different switching frequencies, to determine how transformer size varies with switching frequency. As the switching frequency is increased, the core loss coefficient K_{fe} increases. Figure 12.7 illustrates the transformer pot core size, for various switching frequencies over the range 25 kHz to 1 MHz, for this Ćuk converter example using P material with $P_{tot} < 0.25 \text{ W}$. Peak flux densities in Tesla are also plotted. For switching frequencies below 250 kHz, increasing the frequency causes the core size to decrease. This occurs because of the decreased applied volt-seconds λ_1 . Over this range, the optimal ΔB is essentially independent of switching frequency; the ΔB variations shown occur owing to quantization of core sizes.

For switching frequencies greater than 250 kHz, increasing frequency causes greatly increased core loss. Maintaining $P_{tot} \leq 0.25 \text{ W}$ then requires that ΔB be reduced, and hence the core size is increased. The minimum transformer size for this example is apparently obtained at 250 kHz.




Fig. 12.7 Variation of transformer size (bar chart) with switching frequency, Ćuk converter example. Optimum peak ac flux density (data points) is also plotted

In practice, several matters complicate the dependence of transformer size on switching frequency. Figure 12.7 ignores the winding geometry and copper losses due to winding eddy currents. Greater power losses can be allowed in larger cores. Use of a different core material

may allow higher or lower switching frequencies. The same core material, used in a different application with different specifications, may lead to a different optimal frequency. Nonetheless, examples have been reported in the literature [100–103] in which ferrite transformer size is minimized at frequencies ranging from several hundred kilohertz to several megahertz. More detailed design optimizations can be performed using computer optimization programs [104, 105].

12.3.2 Example 2: Multiple-Output Full-Bridge Buck Converter

As a second example, let us consider the design of transformer T_1 for the multiple-output full-bridge buck converter of Fig. 12.8. This converter has a 5 V and a 15 V output, with maximum loads as shown. The transformer is to be optimized at the full-load operating point shown, corresponding to $D = 0.75$. Waveforms are illustrated in Fig. 12.9. The converter switching frequency is $f_s = 150$ kHz. In the full-bridge configuration, the transformer waveforms have fundamental frequency equal to one-half of the switching frequency, so the effective transformer frequency is 75 kHz. Upon accounting for losses caused by diode forward voltage drops, one finds that the desired transformer turns ratios $n_1 : n_2 : n_3$ are 110:5: 15. A ferrite EE consisting of Magnetics, Inc. P-material is to be used in this example; at 75 kHz, this material is described by the following parameters: $K_{fe} = 7.6 \text{ W/T}^\beta \text{cm}^3$, $\beta = 2.6$. A fill factor of $K_u = 0.25$ is assumed in this isolated multiple-output application. Total power loss of $P_{tot} = 4 \text{ W}$, or approximately 0.5% of the load power, is allowed. Copper wire, having a resistivity of $\rho = 1.724 \cdot 10^{-6} \Omega\text{-cm}$, is to be used.

The applied primary volt-seconds are

$$\lambda_1 = DT_s V_g = (0.75)(6.67 \mu \text{sec})(160 \text{ V}) = 800 \text{ V} - \mu \text{ sec} \quad (12.35)$$

The primary rms current is

$$I_1 = \left(\frac{n_2}{n_1} I_{5V} + \frac{n_3}{n_1} I_{15V} \right) \sqrt{D} = 5.7 \text{ A} \quad (12.36)$$




Fig. 12.8 Multiple-output full-bridge isolated buck converter example




Fig. 12.9 Transformer waveforms, full-bridge converter example

The 5 V secondary windings carry rms current

$$I_2 = \frac{1}{2} I_{5V} \sqrt{1+D} = 66.1A \quad (12.37)$$

The 15 V secondary windings carry rms current

$$I_3 = \frac{1}{2} I_{15V} \sqrt{1+D} = 9.9A \quad (12.38)$$

The total rms winding current, referred to the primary, is

$$\begin{aligned} I_{tot} &= \sum_{\substack{\text{all 5} \\ \text{windings}}} \frac{n_j}{n_1} I_j = I_1 + 2 \frac{n_2}{n_1} I_2 + 2 \frac{n_3}{n_1} I_3 \\ &= 14.4A \end{aligned} \quad (12.39)$$

The core size is evaluated using Eq. (12.19):

$$\begin{aligned} K_{gfe} &\geq \frac{(1.724 \cdot 10^{-6})(800 \cdot 10^{-6})^2(14.4)^2(7.6)^{(2/2.6)}}{4(0.25)(4)^{(4.6/2.6)}} 10^8 \\ &= 0.00937 \end{aligned} \quad (12.40)$$

The EE core data of Appendix B lists the EE40 core with $K_{gfe} = 0.0118$ for $\beta = 2.7$. Evaluation of Eq. (12.16) shows that $K_{gfe} = 0.0108$ for this core, when $\beta = 2.6$. In any event, EE40 is the

smallest standard EE core size having $K_{gfe} \leq 0.00937$. The peak ac flux density is found by evaluation of Eq. (12.20), using the geometrical data for the EE40 core:

$$\Delta B = \left[10^8 \frac{(1.724 \cdot 10^{-6})(800 \cdot 10^{-6})^2(14.4)^2}{2(0.25)} \frac{(8.5)}{(1.1)(1.27)^3(7.7)} \frac{1}{(2.6)(7.6)} \right]^{(1/46)} = 0.23 \text{ Tesla} \quad (12.41)$$

This flux density is less than the saturation flux density of approximately 0.35 Tesla. The primary turns are determined by evaluation of Eq. (12.21):

$$n_1 = 10^4 \frac{(800 \cdot 10^{-6})}{2(0.23)(1.27)} = 13.7 \text{ turns} \quad (12.42)$$

The secondary turns are found by evaluation of Eq. (12.22). It is desired that the transformer have a 110:5:15 turns ratio, and hence

$$n_2 = \frac{5}{110} n_1 = 0.62 \text{ turns} \quad (12.43)$$

$$n_3 = \frac{5}{110} n_1 = 1.87 \text{ turns} \quad (12.44)$$

In practice, we might select $n_1 = 22$, $n_2 = 1$, and $n_3 = 3$. This would lead to a reduced ΔB with reduced core loss and increased copper loss. Since the resulting ΔB is suboptimal, the total power loss will be increased. According to Eq. (12.3), the peak ac flux density for the EE40 core will be

$$\Delta B = \frac{(800 \cdot 10^{-6})}{2(22)(1.27)} 10^4 = 0.143 \text{ Tesla} \quad (12.45)$$

The resulting core and copper loss can be computed using Eqs. (12.1) and (12.7):

$$P_{fe} = (7.6)(0.143)^{2.6}(1.27)(7.7) = 0.47 \text{ W} \quad (12.46)$$

$$P_{cu} = \frac{(1.724 \cdot 10^{-6})(800 \cdot 10^{-6})^2(14.4)^2}{4(0.25)} \frac{(8.5)}{(1.1)(1.27)^2} \frac{1}{(0.143)^2} 10^8 = 5.4 \text{ W} \quad (12.47)$$

Hence, the total power loss would be

$$P_{tot} = P_{fe} + P_{cu} = 5.9 \text{ W} \quad (12.48)$$

Since this is 50% greater than the design goal of 4 W, it is necessary to increase the core size. The next larger EE core is the EE50 core, having K_{gfe} of 0.0284. The optimum ac flux density for this core, given by Eq. (12.3), is $\Delta B = 0.14$ T; operation at this flux density would require

$n_1 = 12$ and would lead to a total power loss of 2.3 W. With $n_1 = 22$, calculations similar to Eqs. (12.45) to (12.48) lead to a peak flux density of $\Delta B = 0.08$ T. The resulting power losses would then be $P_{fe} = 0.23$ W, $P_{cu} = 3.89$ W, $P_{tot} = 4.12$ W.

With the EE50 core and $n_1 = 22$, the fraction of the available window area allocated to the primary winding is given by Eq. (12.23) as

$$\alpha_1 = \frac{I_1}{I_{tot}} = \frac{5.7}{14.4} = 0.396 \quad (12.49)$$

The fraction of the available window area allocated to each half of the 5 V secondary winding should be

$$\alpha_2 = \frac{n_2 I_2}{n_1 I_{tot}} = \frac{5}{110} \frac{66.1}{14.4} = 0.209 \quad (12.50)$$

The fraction of the available window area allocated to each half of the 15 V secondary winding should be

$$\alpha_3 = \frac{n_3 I_3}{n_1 I_{tot}} = \frac{15}{110} \frac{9.9}{14.4} = 0.094 \quad (12.51)$$

The primary wire area A_{w1} , 5 V secondary wire area A_{w2} , and 15 V secondary wire area A_{w3} are then given by Eq. (12.24) as

$$\begin{aligned} A_{w1} &= \frac{\alpha_1 K_u W_A}{n_1} = \frac{(0.396)(0.25)(1.78)}{(22)} = 8.0 \cdot 10^{-3} \text{cm}^2 \\ &\Rightarrow \text{AWG\#19} \\ A_{w2} &= \frac{\alpha_2 K_u W_A}{n_2} = \frac{(0.209)(0.25)(1.78)}{(1)} = 930 \cdot 10^{-3} \text{cm}^2 \\ &\Rightarrow \text{AWG\#8} \\ A_{w3} &= \frac{\alpha_3 K_u W_A}{n_3} = \frac{(0.094)(0.25)(1.78)}{(3)} = 13.9 \cdot 10^{-3} \text{cm}^2 \\ &\Rightarrow \text{AWG\#16} \end{aligned} \quad (12.52)$$

It may be preferable to wind the 15 V outputs using two #19 wires in parallel; this would lead to the same area A_{w3} but would be easier to wind. The 5 V windings could be wound using many turns of smaller paralleled wires, but it would probably be easier to use a flat copper foil winding. If insulation requirements allow, proximity losses could be minimized by interleaving several thin layers of foil with the primary winding.

12.4 AC Inductor Design

The transformer design procedure of the previous sections can be adapted to handle the design of other magnetic devices in which both core loss and copper loss are significant. A procedure is outlined here for design of single-winding inductors whose waveforms contain significant high-frequency ac components (Fig. 12.10). An optimal value of ΔB is found, which leads to minimum total core plus copper loss. The major difference is that we must design to obtain a given inductance, using a core with an air gap. The constraints and a step-by-step procedure are briefly outlined below.




Fig. 12.10 Ac inductor, in which copper loss and core loss are significant: (a) definition of terminal quantities, (b) core geometry, (c) arbitrary terminal waveforms

12.4.1 Outline of Derivation

As in the filter inductor design procedure of the previous chapter, the desired inductance L must be obtained, given by

$$L = \frac{\mu_0 A_c n^2}{l_g} \quad (12.53)$$

The applied voltage waveform and the peak ac component of the flux density ΔB are related according to

$$\Delta B = \frac{\lambda}{2nA_c} \quad (12.54)$$

The copper loss is given by

$$P_{cu} = \frac{\rho n^2 (MLT)}{K_u W_A} I^2 \quad (12.55)$$

where I is the rms value of $i(t)$. The core loss P_{fe} is given by Eq. (12.1).

The value of ΔB that minimizes the total power loss $P_{tot} = P_{cu} + P_{fe}$ is found in a manner similar to the transformer design derivation. Equation (12.54) is used to eliminate n from the

expression for P_{cu} . The optimal ΔB is then computed by setting the derivative of P_{tot} to zero. The result is

$$\Delta B = \left[\frac{\rho \lambda^2 I^2}{2K_u} \frac{(MLT)}{W_A A_c^3 \ell_m} \frac{1}{\beta K_{fe}} \right]^{\left(\frac{1}{\beta+2}\right)} \quad (12.56)$$

which is essentially the same as Eq. (12.13). The total power loss P_{tot} is evaluated at this value of ΔB , and the resulting expression is manipulated to find K_{gfe} . The result is

$$K_{gfe} \geq \frac{\rho \lambda^2 I^2 K_{fe}^{(2/\beta)}}{2K_u (P_{tot})^{((\beta+2)/\beta)}} \quad (12.57)$$

where K_{gfe} is defined as in Eq. (12.16). A core that satisfies this inequality is selected.

12.4.2 First-Pass AC Inductor Design Procedure

The units of Sect. 12.2 are employed here.

1. Determine core size.

$$K_{gfe} \geq \frac{\rho \lambda^2 I^2 K_{fe}^{(2/\beta)}}{2K_u (P_{tot})^{((\beta+2)/\beta)}} 10^8 \quad (12.58)$$

Choose a core that is large enough to satisfy this inequality. If necessary, it may be possible to use a smaller core by choosing a core material having lower loss, that is, smaller K_{fe} .

2. Evaluate peak ac flux density.

$$\Delta B = \left[10^8 \frac{\rho \lambda^2 I^2}{2K_u} \frac{(MLT)}{W_4 A_c^3 \ell_m} \frac{1}{\beta K_{fe}} \right]^{\left(\frac{1}{\beta+2}\right)} \quad (12.59)$$

3. Number of turns.

$$n = \frac{\lambda}{2\Delta B A_c} 10^4 \quad (12.60)$$

4. Air gap length.

$$\ell_g = \frac{\mu_0 A_c n^2}{L} 10^{-4} \quad (12.61)$$

with A_c specified in cm^2 and ℓ_g expressed in meters. Alternatively, the air gap can be indirectly expressed via A_L (mH/1000 turns):

$$A_L = \frac{L}{n^2} 10^9 \quad (12.62)$$

5. Check for saturation.

If the inductor current contains a dc component I_{dc} , then the maximum total flux density B_{max} is greater than the peak ac flux density ΔB . The maximum total flux density, in Tesla, is given by

$$B_{max} = \Delta B + \frac{LI_{dc}}{nA_c} 10^4 \quad (12.63)$$

If B_{max} is close to or greater than the saturation flux density B_{sat} , then the core may saturate. The filter inductor design procedure of the previous chapter should then be used, to operate at a lower flux density.

6. Evaluate wire size.

$$A_w \leq \frac{K_u W_A}{n} \quad (12.64)$$

A winding geometry can now be determined, and copper losses due to the proximity effect can be evaluated. If these losses are significant, it may be desirable to further optimize the design by reiterating the above steps, accounting for proximity losses by increasing the effective wire resistivity to the value $\rho_{eff} = \rho_{cu} P_{cu}/P_{dc}$, where P_{cu} is the actual copper loss including proximity effects, and P_{dc} is the copper loss predicted when the proximity effect is ignored.

7. Check power loss.

$$\begin{aligned} P_{cu} &= \frac{\rho n(MLT)}{A_w} I^2 \\ P_{fe} &= K_{fe}(\Delta B)^\beta A_c \ell_m \\ P_{tot} &= P_{cu} + P_{fe} \end{aligned} \quad (12.65)$$

12.5 Summary

1. In a multiple-winding transformer, the low-frequency copper losses are minimized when the available window area is allocated to the windings according to their apparent powers, or ampere-turns.
2. As peak ac flux density is increased, core loss increases while copper losses decrease. There is an optimum flux density that leads to minimum total power loss. Provided that the core material is operated near its intended frequency, then the optimum flux density is less than the saturation flux density. Minimization of total loss then determines the choice of peak ac flux density.
3. The core geometrical constant K_{gfe} is a measure of the magnetic size of a core, for applications in which core loss is significant. In the K_{gfe} design method, the peak flux density is optimized to yield minimum total loss, as opposed to the K_g design method where peak flux density is a given specification.

PROBLEMS

- 12.1** Forward converter inductor and transformer design. The objective of this problem set is to design the magnetics (two inductors and one transformer) of the two-transistor, two-output forward converter shown in Fig. 12.11. The ferrite core material to be used for all three devices has a saturation flux density of approximately 0.3 T at 120°C. To provide a safety margin for your designs, you should use a maximum flux density B_{max} that is no greater than 75% of this value. The core loss at 100 kHz is described by Eq. (12.1), with the parameter values $\beta = 2.6$ and $K_{fe} = 50\text{W/T}^\beta\text{cm}^3$. Calculate copper loss at 100°C.

Steady-state converter analysis and design. You may assume 100% efficiency and ideal lossless components for this section.




Fig. 12.11 Two-output forward converter of Problem 12.1

- (a) Select the transformer turns ratios so that the desired output voltages are obtained when the duty cycle is $D = 0.4$.
- (b) Specify values of L_1 and L_2 such that their current ripples Δi_1 and Δi_2 are 10% of their respective full-load current dc components I_1 and I_2 .
- (c) Determine the peak and rms currents in each inductor and transformer winding.

Inductor design. Allow copper loss of 1 W in L_1 and 0.4 W in L_2 . Assume a fill factor of $K_u = 0.5$. Use ferrite EE cores—tables of geometrical data for standard EE core sizes are given in Appendix B. Design the output filter inductors L_1 and L_2 . For each inductor, specify:

- (i) EE core size
- (ii) Air gap length
- (iii) Number of turns
- (iv) AWG wire size

Transformer design. Allow a total power loss of 1 W. Assume a fill factor of $K_u = 0.35$ (lower than for the filter inductors, to allow space for insulation between the windings). Use a ferrite EE core. You may neglect losses due to the skin and proximity effects, but you should include core and copper losses. Design the transformer, and specify the following:

- (i) EE core size
- (ii) Turns n_1 , n_2 , and n_3
- (iii) AWG wire size for the three windings

Check your transformer design:

- (iv) Compute the maximum flux density. Will the core saturate?
- (v) Compute the core loss, the copper loss of each winding, and the total power loss

12.2 A single-transistor forward converter operates with an input voltage $V_g = 160$ V, and supplies two outputs: 24 V at 2 A, and 15 V at 6 A. The duty cycle is $D = 0.4$. The turns ratio between the primary winding and the reset winding is 1:1. The switching frequency is 100 kHz. The core material loss equation parameters are $\beta = 2.7$, $K_{fe} = 50$. You may assume a fill factor of 0.25. Do not allow the core maximum flux density to exceed 0.3 T. Design a transformer for this application, having a total power loss no greater than 1.5 W at 100°C. Neglect proximity losses. You may neglect the reset winding. Use a ferrite PQ core. Specify: core size, peak ac flux density, wire sizes, and number of turns for each winding. Compute the core and copper losses for your design.

12.3 Flyback/SEPIC transformer design. The “transformer” of the flyback and SEPIC converters is an energy storage device, which might be more accurately described as a multiple-winding inductor. The magnetizing inductance L_p functions as an energy-transferring inductor of the converter, and therefore the “transformer” normally contains an air gap. The converter may be designed to operate in either the continuous or discontinuous conduction mode. Core loss may be significant. It is also important to ensure that the peak current in the magnetizing inductance does not cause saturation.

A flyback transformer is to be designed for the following two-output flyback converter application:

| | |
|--------------------------------|------------------------------|
| Input: | 160 Vdc |
| Output 1: | 5 Vdc at 10 A |
| Output 2: | 15 Vdc at 1 A |
| Switching frequency: | 100 kHz |
| Magnetizing inductance L_p : | 1.33 mH, referred to primary |
| Turns ratio: | 160: 5: 15 |
| Transformer power loss: | Allow 1 W total |

- (a) Does the converter operate in CCM or DCM? Referred to the primary winding, how large are (i) the magnetizing current ripple Δi , (ii) the magnetizing current dc component I , and (iii) the peak magnetizing current I_{pk} ?
- (b) Determine (i) the rms winding currents, and (ii) the applied primary volt-seconds λ_1 . Is λ_1 proportional to I_{pk} ?
- (c) Modify the transformer and ac inductor design procedures of this chapter, to derive a general procedure for designing flyback transformers that explicitly accounts for both core and copper loss, and that employs the optimum ac flux density that minimizes the total loss.
- (d) Give a general step-by-step design procedure, with all specifications and units clearly stated.
- (e) Design the flyback transformer for the converter of part (a), using your step-by-step procedure of Part (d). Use a ferrite EE core, with $\beta = 2.7$ and $K_{fe} = 50\text{W/T}^{\beta}\text{cm}^3$. Specify: core size, air gap length, turns, and wire sizes for all windings.
- (f) For your final design of part (e), what are (i) the core loss, (ii) the total copper loss, and (iii) the peak flux density?

12.4 Over the intended range of operating frequencies, the frequency dependence of the core loss coefficient K_{fe} of a certain ferrite core material can be approximated using a monotonically increasing fourth-order polynomial of the form

$$K_{fe}(f) = K_{fe0} \left(1 + a_1 \left(\frac{f}{f_0} \right) + a_2 \left(\frac{f}{f_0} \right)^2 + a_3 \left(\frac{f}{f_0} \right)^3 + a_4 \left(\frac{f}{f_0} \right)^4 \right)$$

where K_{fe0} , a_1 , a_2 , a_3 , a_4 , and f_0 are constants. In a typical converter transformer application, the applied primary volt-seconds λ_1 varies directly with the switching period $T_s = 1/f$. It is desired to choose the optimum switching frequency such that K_{gfe} , and therefore the transformer size, are minimized.

- (a) Show that the optimum switching frequency is a root of the polynomial

$$1 + a_1 \left(\frac{\beta - 1}{\beta} \right) \left(\frac{f}{f_0} \right) + a_2 \left(\frac{\beta - 2}{\beta} \right) \left(\frac{f}{f_0} \right)^2 + a_3 \left(\frac{\beta - 3}{\beta} \right) \left(\frac{f}{f_0} \right)^3 + a_4 \left(\frac{\beta - 4}{\beta} \right) \left(\frac{f}{f_0} \right)^4$$

Next, a core material is chosen whose core loss parameters are

$$\begin{aligned} \beta &= 2.7 & K_{fe0} &= 7.6 \\ f_0 &= 100 \text{ kHz} \\ a_1 &= -1.3 & a_2 &= 5.3 \\ a_3 &= -0.5 & a_4 &= 0.075 \end{aligned}$$

The polynomial fits the manufacturer's published data over the range 10 kHz < f < 1 MHz.

- (b) Sketch K_{fe} vs. f .
(c) Determine the value of f that minimizes K_{gfe} .
(d) Sketch $K_{gfe}(f)/K_{gfe}(100 \text{ kHz})$, over the range $100 \text{ kHz} \leq f \leq 1 \text{ MHz}$. How sensitive is the transformer size to the choice of switching frequency?

- 12.5** Transformer design to attain a given temperature rise. The temperature rise ΔT of the center leg of a ferrite core is directly proportional to the total power loss P_{tot} of a transformer: $\Delta T = R_{th}P_{tot}$, where R_{th} is the thermal resistance of the transformer under given environmental conditions. You may assume that this temperature rise has minimal dependence on the distribution of losses within the transformer. It is desired to modify the K_{gfe} transformer design method, such that temperature rise ΔT replaces total power loss P_{tot} as a specification. You may neglect the dependence of the wire resistivity ρ on temperature.

- (a) Modify the n -winding transformer K_{gfe} design method, as necessary. Define a new core geometrical constant K_{th} that includes R_{th} .
(b) Thermal resistances of ferrite EC cores are listed in Sect. B.3 of Appendix B. Tabulate K_{th} for these cores, using $\beta = 2.7$.
(c) A 750 W single-output full-bridge isolated buck dc–dc converter operates with converter switching frequency $f_s = 200 \text{ kHz}$, dc input voltage $V_g = 400 \text{ V}$, and dc output voltage $V = 48 \text{ V}$. The turns ratio is 6:1. The core loss equation parameters at 100 kHz are $K_{fe} = 10 \text{ W/T}^\beta \text{cm}^3$ and $\beta = 2.7$. Assume a fill factor of $K_u = 0.3$. You may neglect proximity losses. Use your design procedure of parts (a) and (b) to design a transformer for this application, in which the temperature rise is limited to 20°C . Specify: EC core size, primary and secondary turns, wire sizes, and peak ac flux density.

Part IV

Advanced Modeling, Analysis, and Control Techniques



Techniques of Design-Oriented Analysis: The Feedback Theorem

13.1 Introduction to Part IV

Part IV of this text develops analytical tools needed to understand and design larger power electronic systems. It builds on the basic modeling and analysis techniques developed in Part II to analyze and simulate complex feedback circuits, including those having input EMI filters, current-mode control, or digital control.

As introduced in Chap. 8, *Design-Oriented Analysis* (D-OA) is a collection of analytical tools that aid the analysis of complex circuits and systems, with the goal of deriving tractable equations that are useful for design. Part IV covers three more advanced techniques of D-OA that are based on linear superposition and the *null double injection* analysis technique. The goal of these techniques is the further development of analytical tools that aid in the design of complex analog systems, including development of additional approximation methods and of more powerful analytical methods.

The closed-loop switching regulator block diagram studied in Sect. 9.1 employs idealized blocks that do not explicitly represent input and output impedances or bidirectional signal flow. While this often is a useful approach, there are cases where interactions between circuit elements are not easily characterized as unidirectional blocks that do not significantly load each other. Middlebrook's *General Feedback Theorem* [106] is a general technique that allows determination of loop gains and other important transfer functions of a circuit, without need for identification of blocks. This technique can be viewed as a generalization of the loop gain measurement techniques described in Sect. 9.6, to perform analytical "thought experiments" to find the transfer functions obtained by null double injection in the feedback circuit.

The single-loop version of the feedback theorem is derived in Sect. 13.2, based on linear superposition and null double injection. Two common circuit examples are then examined. The effect of the bandwidth of a practical op amp on the behavior of a PD compensator circuit is determined in Sect. 13.3. The feedback theorem is employed to find the closed-loop transfer functions of a buck regulator in Sect. 13.4. This analysis is extended in Chap. 17 to examine the effect of an input EMI filter on a buck regulator, and in Chap. 18 to examine the effect of an EMI filter on a current-mode regulator system.

Averaged switch modeling is a subset of the subject of averaged converter modeling, and leads to results that are equivalent to the models developed in Chap. 8. This technique is par-

ticularly well suited to SPICE-based simulation of converters, and is developed in Chap. 14. Averaged switch modeling also exposes the fundamental *direct* and *indirect power* conversion mechanisms that are inherent in high-efficiency electronic power conversion circuits. Averaged switch modeling is extended to ac modeling of the discontinuous conduction mode in Chap. 15.

The *Extra Element Theorem* exposes how a known transfer function is changed by addition of a new network element; this theorem is introduced in Chap. 16. A classic application of the EET is the addition of an input EMI filter to a closed-loop switching regulator, and damping of this filter so that it does not degrade regulator performance and stability. Input filter analysis and design is covered in Chap. 17. The *n-Extra Element Theorem* (*n-EET*) is an extension of the EET to cover the simultaneous addition of multiple elements to a circuit. A useful application of the *n-EET* is the treatment of all reactive components as extra elements: a transfer function can be written as a normalized rational fraction with little or no algebra.

Current-mode control is a popular approach to control of switching converters, in which the peak transistor current replaces the duty cycle as the control variable that is commanded by the compensator output. This approach contains an inherent inner current feedback loop, which can improve control response but complicates the analysis. The Tan model [107] of current-model control systems is developed in Chap. 18.

With the advent of high-performance low-cost microcontrollers, digital control of switching converters has proliferated. *Digital control techniques* for switching power converters are introduced in Chap. 19. The basic issues of sampling, quantization, and discrete time effects are described and characterized. Techniques for design of digital compensators are developed.

13.2 The Feedback Theorem

Middlebrook's Feedback Theorem is an application of the technique of *null double injection*, to derive the important transfer functions of a closed-loop feedback circuit. In the presence of the input signal source, a test source is injected at a suitable point within the feedback circuit, and key quantities are derived under conditions of setting one of the independent inputs to zero, or of adjusting the two independent sources such that a dependent signal is nulled to zero. The null double injection technique relies on linear superposition to find the desired transfer functions under these null or zeroed conditions. The feedback theorem is stated in Sect. 13.2.1, and is derived in Sect. 13.2.2.

13.2.1 Basic Result

Consider the feedback circuit represented by Fig. 13.1. The independent input source of this circuit is $u_i(s)$ and the output is $u_o(s)$ (the generic symbol u is employed; these signals may be voltages, currents, or other quantities). The circuit includes a feedback loop having loop gain $T(s)$; in the laboratory, we could measure this loop gain using the voltage injection method of Sect. 9.6.1 or the current injection method of Sect. 9.6.2. Voltage or current injection using a source $u_z(s)$ is also illustrated in Fig. 13.1.




Fig. 13.1 A feedback circuit contains an input source $u_i(s)$, output $u_o(s)$, and injection source $u_z(s)$

As noted in Sects. 9.6.1 and 9.6.2, the accuracy of the loop gain measured via the injection method depends on the degree of loading at the injection point, according to Eqs. (9.96) and (9.100). In a practical laboratory experiment, some inaccuracy may be unavoidable. However, for the purposes of theoretical analysis, we may choose to inject at an *ideal injection point* where the impedance inequalities (9.96) or (9.100) are exactly satisfied. In such an analytical “thought experiment,” we inject at a point immediately following an ideal voltage source or current source whose value depends directly on the error signal of the feedback loop. Specifically, we inject at an ideal point that satisfies both of the following criteria:

- A signal u_z is injected directly after a source u_y , that is proportional to the error signal of the feedback loop.
- The forward portion of the feedback loop must contain no parallel paths that allow the amplified error signal to reach the output without passing through the ideal injection point. If the injection point is shorted to ground, *i.e.*, if $u_x = 0$, then none of the amplified error signal should reach the output.

Injection at an ideal point satisfying both of the above requirements will lead to an exact expression for the physical loop gain $T(s)$.

The system of Fig. 13.1 contains two independent sources, $u_i(s)$ and the injection source $u_z(s)$. There are three dependent quantities: the output $u_o(s)$, and the signals $u_y(s)$ and $u_x(s)$, immediately before and after the injection source. Note the minus sign associated with u_y in Fig. 13.1: this is needed to cancel the minus sign associated with negative feedback and obtain the correct loop gain polarity. We can define thought experiments in which an independent source is set to zero, or in which a dependent source is nulled. These thought experiments allow solution for the gains $G_\infty(s)$, $G_0(s)$, $T(s)$, and $T_n(s)$, and finally for the overall transfer function:

$$G(s) = \frac{u_o}{u_i} = G_\infty \frac{T}{1+T} + G_0 \frac{1}{1+T} \quad (13.1)$$

Each thought experiment is described in detail below.

Loop gain $T(s)$: The input $u_i(s)$ is set to zero. In the presence of the injection source $u_z(s)$, the circuit is solved for the loop gain $T(s)$:

$$T(s) = \left. \frac{u_y(s)}{u_x(s)} \right|_{u_i=0} \quad (13.2)$$

In practice, we assume that we know $u_x(s)$, and follow how it propagates around the feedback loop to find $u_y(s)$. When the above conditions for an ideal injection point are satisfied, then the resulting $T(s)$ will have the physical interpretation of the circuit loop gain.

Ideal forward gain $G_\infty(s)$: In the presence of the input $u_i(s)$, the signal $u_z(s)$ is injected and is adjusted as necessary to null $u_y(s)$. Under these conditions, referred to as *null double injection*, the circuit is solved to find $u_o(s)$. The ideal forward gain is

$$G_\infty(s) = \left. \frac{u_o(s)}{u_i(s)} \right|_{u_y \rightarrow 0} \quad (13.3)$$

The quantity u_y is dependent on both independent sources u_i and u_z , and hence there is some choice of u_i and u_z that will cause u_y to be nulled to zero. Note that *nulling* u_y is not the same as *shorting* u_y : the null condition takes place in the original circuit, and results from a specific selection of values of the independent sources. Specifically, nulling u_y effectively also nulls the error signal because of the conditions satisfied by the ideal injection point. Hence G_∞ is the gain from the input u_i to the output u_o under the condition that the error signal is nulled to zero: the output is perfectly regulated. It can be verified that the gain $G(s)$ of Eq. (13.1) reduces to G_∞ under the condition that $T \rightarrow \infty$.

If the feedback circuit employs a conventional operational amplifier, then nulling v_y is equivalent to employing the principle of virtual ground, in accordance with common practice in the analysis of op amp circuits. In an op amp circuit with negative feedback, G_∞ coincides with the gain when an ideal op amp is present.

Gain $G_0(s)$: In this thought experiment, null double injection is performed as follows: in the presence of the input $u_i(s)$, the signal $u_z(s)$ is injected and is adjusted as necessary to null $u_x(s)$. Under these conditions, the circuit is solved to find $u_o(s)$. The gain G_0 is

$$G_0(s) = \left. \frac{u_o(s)}{u_i(s)} \right|_{u_x \rightarrow 0} \quad (13.4)$$

Note that nulling u_x effectively prevents the amplified error signal from reaching the output, because of the conditions satisfied by the ideal injection point. Hence G_0 is the gain from the input u_i to the output u_o under the condition that the feedback loop does not control the output. It can be verified that the gain $G(s)$ of Eq. (13.1) reduces to G_0 under the condition that $T \rightarrow 0$.

The physical interpretation of G_0 depends on the quantity being analyzed. For an amplifier in which u_i and u_o are the input and output voltages, G_0 has the interpretation of *direct forward transmission through the feedback path*. With u_x nulled, there is no way for the input signal to reach the output via the forward path of the loop, and so G_0 must result from signals reaching the output by flowing (backwards!) through the feedback path. In the case of disturbance transfer functions such as a closed-loop Z_{out} or G_{vg} , the G_0 term represents the open-loop disturbance transfer function.

Null loop gain $T_n(s)$: In the presence of the input $u_i(s)$, the signal $u_z(s)$ is injected and is adjusted as necessary to null the output $u_o(s)$. Note that this is another case of null double injection. Under these conditions, the circuit is solved for the null loop gain $T_n(s)$:

$$T_n(s) = \left. \frac{u_y(s)}{u_x(s)} \right|_{u_o \rightarrow 0} \quad (13.5)$$

Solution for T_n is similar to the analysis of T , although it is usually somewhat simpler because T_n does not depend on the load impedance. The null loop gain T_n has less physical interpretation than does T ; it is related to the other above quantities according to the *reciprocity relationship*:

$$\frac{T_n(s)}{T(s)} = \frac{G_\infty(s)}{G_0(s)} \quad (13.6)$$

Hence one can solve for three of the four gains, whichever is easiest, then employ the reciprocity relationship to find the fourth gain. Finally, the overall closed-loop gain $G(s)$ is found by evaluation of Eq. (13.1).

13.2.2 Derivation

The basic results of Sect. 13.2.1 can be derived through the use of superposition and null double injection in the several thought experiments described.




Fig. 13.2 Current injection $i_z = u_z$ at an ideal injection point in a feedback loop. The original condition is illustrated, in which i_z is set to zero

Original condition: $u_z = 0$, in the presence of the input u_i . Figure 13.2 illustrates current injection at an ideal injection point, with the original condition $i_z = 0$. In this case, the closed-loop forward gain $G(s)$ is given by

$$u_o \Big|_{u_z=0} = Gu_i \quad (13.7)$$

This is the definition of $G(s)$. Additionally, under this condition we can express i_x and i_y in terms of the input u_i :

$$i_x \Big|_{u_z=0} = -i_y \Big|_{u_z=0} = G_a(s)u_i \quad (13.8)$$

For the current injection illustrated in Fig. 13.2, $u_x = i_x$ and $u_y = i_y$. Equation (13.8) is the definition of $G_a(s)$. Both $G(s)$ and $G_a(s)$ are unknowns at this point. It is desired to eliminate G_a , and to solve for G .

Injection of u_z : Figure 13.3 illustrates the case in which the input u_i is set to zero, and current injection $i_z = u_z$ is applied. Under these conditions, we can express i_y as some function of i_x as follows:

$$i_y \Big|_{u_i=0} = T(s) i_x \Big|_{u_i=0} \quad (13.9)$$

This is the definition of the loop gain $T(s)$.

Under these conditions, we can also express the quantities i_x and i_y as functions of the injection source i_z , by writing the node equation at the injection point:

$$i_x + i_y = i_z \quad (13.10)$$

By substitution of Eq. (13.9) into Eq. (13.10) and solution for i_x and i_y , we can find that




Fig. 13.3 Current injection $i_z = u_z$, with the input u_i set to zero

$$i_x \Big|_{u_i=0} = \frac{1}{1+T} i_z \quad (13.11)$$

$$i_y \Big|_{u_i=0} = \frac{T}{1+T} i_z \quad (13.12)$$

Also under these conditions, we can express the output u_o in terms of the injection source i_z as

$$u_o \Big|_{u_i=0} = G_b(s) i_x \Big|_{u_i=0} = \frac{G_b}{1+T} i_z \quad (13.13)$$

This is the definition of G_b . It is desired to eliminate G_b .

In the presence of both u_i and $u_z = i_z$: we can employ superposition to express the dependent quantities i_x , i_y , and u_o as functions of the two independent inputs u_i and i_z . For i_x , we can write

$$i_x = i_x \Big|_{i_z=0} + i_x \Big|_{u_i=0} \quad (13.14)$$

Substitution of Eqs. (13.8) and (13.11) into Eq. (13.14) leads to the general expression for i_x :

$$i_x = G_a u_i + \frac{1}{1+T} i_z \quad (13.15)$$

We can find a similar expression for i_y :

$$i_y = i_y \Big|_{i_z=0} + i_y \Big|_{u_i=0} \quad (13.16)$$

Substitution of Eqs. (13.8) and (13.12) into Eq. (13.16) leads to the general expression for i_y :

$$i_y = -G_a u_i + \frac{T}{1+T} i_z \quad (13.17)$$

The output u_o can be expressed via superposition as

$$u_o = u_o \Big|_{i_z=0} + u_o \Big|_{u_i=0} \quad (13.18)$$

Substitution of Eqs. (13.7) and (13.13) into Eq. (13.18) leads to the general expression for u_o :

$$u_o = G u_i + \frac{G_b}{1+T} i_z \quad (13.19)$$

Next, we perform the “thought experiments” described in Sect. 13.2.1.




Fig. 13.4 In the presence of u_i , adjust $i_z = u_z$ to null i_y

Null double injection, nulling i_y : In the presence of the input u_i , adjust i_z as necessary to null i_y , as illustrated in Fig. 13.4. Under these conditions, Eq. (13.17) becomes

$$0 = -G_a u_i + \frac{T}{1+T} i_z \Big|_{i_y \rightarrow 0} \quad (13.20)$$

and Eq. (13.19) becomes

$$u_o \Big|_{i_y \rightarrow 0} = G u_i + \frac{G_b}{1+T} i_z \Big|_{i_y \rightarrow 0} \quad (13.21)$$

Elimination of i_z from Eqs. (13.20) and (13.21) leads to

$$u_o \Big|_{i_y \rightarrow 0} = G u_i + \frac{G_a G_b}{T} u_i \quad (13.22)$$

We can define

$$G_\infty = G + \frac{G_a G_b}{T} \quad (13.23)$$

Hence

$$u_o \Big|_{i_y \rightarrow 0} = G_\infty u_i \quad (13.24)$$

In this thought experiment, we adjust i_z as necessary to null i_y . Since i_y is directly proportional to the error signal, nulling i_y also nulls the error signal. Hence the gain G_∞ has the physical interpretation of the ideal forward gain of the loop, with zero error.

Null double injection, nulling i_x : In the presence of the input u_i , adjust i_z as necessary to null i_x , as illustrated in Fig. 13.5. Under these conditions, Eq. (13.15) becomes

$$0 = G_a u_i + \frac{1}{1+T} i_z \Big|_{i_x \rightarrow 0} \quad (13.25)$$

Equation (13.19) becomes

$$u_o \Big|_{i_x \rightarrow 0} = G u_i + \frac{G_b}{1+T} i_z \Big|_{i_x \rightarrow 0} \quad (13.26)$$

Elimination of i_z from Eqs. (13.25) and (13.26) leads to




Fig. 13.5 In the presence of u_i , adjust $i_z = u_z$ to null i_x

$$u_o \Big|_{i_x \rightarrow 0} = G u_i - G_a G_b u_i \quad (13.27)$$

We can define

$$G_0 = G - G_a G_b \quad (13.28)$$

Hence

$$u_o \Big|_{i_x \rightarrow 0} = G_0 u_i \quad (13.29)$$

In this thought experiment, we adjust i_z as necessary to null i_x . Consequently, there is no transmission of the amplified error signal through the forward path: $i_x = 0$. In the system depicted in Fig. 13.5, the only other way to obtain a nonzero output is via the feedback path, assuming that

signals are capable of propagating in either direction through this path. Hence, the gain G_0 has the physical interpretation of *direct forward transmission through the feedback path*.

In later examples, we will see that G_0 may have the interpretation of the open-loop gain from disturbances to the output. In these examples, the system architecture is more complex than is envisioned in Fig. 13.5.




Fig. 13.6 In the presence of u_i , adjust $i_z = u_z$ to null u_o

Null double injection, nulling u_o : In the presence of the input u_i , adjust i_z as necessary to null u_o , as illustrated in Fig. 13.6. Note that the output u_o is *not* shorted. For example, in the case where the output u_o is a voltage, this null condition implies that zero current flows through the load impedance, and any current produced by the output block must flow directly into the feedback path.

Under these conditions, Eq. (13.19) becomes

$$0 = G u_i + \frac{G_b}{1 + T} i_z \Big|_{u_o \rightarrow 0} \quad (13.30)$$

Equation (13.15) becomes

$$i_x = G_a u_i + \frac{1}{1 + T} i_z \Big|_{u_o \rightarrow 0} \quad (13.31)$$

And Eq. (13.17) becomes

$$i_y = -G_a u_i + \frac{T}{1 + T} i_z \Big|_{u_o \rightarrow 0} \quad (13.32)$$

We can eliminate u_i and $i_z \Big|_{u_o \rightarrow 0}$ from the above equations, and solve for the relationship between i_y and i_x under the condition that the output u_o is nulled. After performing some algebra, we obtain the following result:

$$i_y \Big|_{u_o \rightarrow 0} = \frac{TG + G_a G_b}{G - G_a G_b} i_x \Big|_{u_o \rightarrow 0} \quad (13.33)$$

We can define

$$T_n = \frac{i_y}{i_x} \Big|_{u_o \rightarrow 0} = \frac{TG + G_a G_b}{G - G_a G_b} \quad (13.34)$$

The *null loop gain* T_n is the transfer function from i_x to i_y under the condition that, in the presence of the input u_i , the injection source i_z is adjusted to null the output u_o . The null loop gain T_n has less physical interpretation than the loop gain T ; it is similar except that the effects of output loading are removed. Hence T_n is somewhat simpler to compute than T . The next paragraphs give a simple way to relate T and T_n , and hence computation of T_n can be a useful step in the computation of T .

Final result: With the above definitions, one can solve the feedback circuit for the quantities G_0 , G_∞ , T , and T_n . One can determine the closed-loop transfer function G in terms of these quantities, by eliminating the intermediate quantities G_a and G_b from the above equations and solving for G in terms of G_0 , G_∞ , T , and T_n . From Eq. (13.28), we have

$$G_0 = G - G_a G_b \quad (13.35)$$

From Eq. (13.23),

$$G_\infty = G + \frac{G_a G_b}{T} \quad (13.36)$$

which can be rewritten as

$$G_\infty T = TG + G_a G_b \quad (13.37)$$

From Eq. (13.34), we have

$$T_n = \frac{TG + G_a G_b}{G - G_a G_b} \quad (13.38)$$

Substitution of Eqs. (13.35) and (13.37) into Eq. (13.38) leads to the reciprocity relationship

$$T_n = \frac{G_\infty T}{G_0} \quad \text{or} \quad \frac{T_n}{T} = \frac{G_\infty}{G_0} \quad (13.39)$$

This important relationship implies that we need only to solve for three of the gains G_0 , G_∞ , T , and T_n ; the fourth can be found from Eq. (13.39). Further, if the three gains are expressed in factored pole-zero form, then the fourth gain that results from Eq. (13.39) will also be factored.

Now eliminate the quantity $G_a G_b$ from Eqs. (13.35) and (13.36), and use the result to solve Eqs. (13.35) to (13.39) for G . After a few lines of algebra, the following result is obtained:

$$G = G_\infty \frac{\left(1 + \frac{1}{T_n}\right)}{\left(1 + \frac{1}{T}\right)} = G_\infty \frac{T}{1+T} + G_0 \frac{1}{1+T} \quad (13.40)$$

This is the desired expression for the closed-loop gain G . Note that, for large loop gain,

$$G \rightarrow G_\infty \quad \text{for} \quad \|T\| \rightarrow \infty \quad (13.41)$$

So G_∞ is the closed-loop forward gain with large loop gain. For small loop gain,

$$G \rightarrow G_0 \quad \text{for} \quad \|T\| \rightarrow 0 \quad (13.42)$$

Hence G_0 is the closed-loop forward gain when the loop gain tends to zero.




Fig. 13.7 Op amp PD compensator circuit example: (a) circuit schematic, (b) op amp equivalent circuit model

13.3 Example: Op Amp PD Compensator Circuit

As a first example of application of the feedback theorem, let us analyze the op amp circuit illustrated in Fig. 13.7a. With an ideal op amp, this lead-lag circuit exhibits a transfer function having a zero and pole, and is suitable as a PD compensator in feedback loops requiring improvement of phase margin. To examine the impact of the frequency response and output impedance of a practical op amp, we will model the op amp using the equivalent circuit illustrated in Fig. 13.7b. The positive and negative input ports are modeled with infinite input impedance, and a Thevenin-equivalent circuit models the output port. The op amp gain is

$$G_{op}(s) = \frac{G_{op0}}{\left(1 + \frac{s}{\omega_1}\right)} \quad (13.43)$$

For this example, the op amp model values are

$$G_{op0} = 10^5 \Rightarrow 100 \text{ dB} \quad f_1 = \frac{\omega_1}{2\pi} = 10 \text{ Hz}$$

$$R_o = 50 \Omega$$

This typical op amp internal gain \$G_{op}\$ exhibits a dc gain of 100 dB and a pole at 10 Hz; its magnitude Bode plot is given in Fig. 13.8. The op amp unity gain frequency is 1 MHz: for frequencies above 10 Hz, the magnitude asymptote follows the equation

$$\|G_{op}\| \approx \frac{1 \text{ MHz}}{f} \quad (13.44)$$

The element values are

$$\begin{aligned} R_1 &= 1.6 \text{ k}\Omega & R_2 &= 16 \Omega & R_L &= 100 \Omega \\ R_3 &= 1.6 \text{ k}\Omega & C &= 0.1 \mu\text{F} \end{aligned}$$

To analyze this feedback circuit, we insert the op amp model of Fig. 13.7b into the circuit of Fig. 13.7a, leading to the equivalent circuit illustrated in Fig. 13.9.

To apply the feedback theorem, we first identify an ideal injection point. The error signal of this op amp feedback circuit can be taken to be the op amp differential input voltage \$(v^+ - v^-)\$: when this voltage is zero, the op amp circuit operates ideally with zero error. In the op amp model of Fig. 13.7b, the dependent voltage source is proportional to \$(v^+ - v^-)\$, and hence we can employ voltage injection immediately following this source as illustrated in Fig. 13.9: this will




Fig. 13.8 The op amp internal gain exhibits a single-pole response with a unity gain frequency of 1 MHz

cause v_y to be directly proportional to the error signal $(v^+ - v^-)$. With this choice of injection point, we can solve the circuit to find G_0 , G_∞ , T , and T_n as described in Sect. 13.2.1.

The ideal forward gain G_∞ is found according to Eq. (13.3). For this example, we obtain

$$G_\infty(s) = \left. \frac{v_{out}(s)}{v_{in}(s)} \right|_{v_y \rightarrow 0} \quad (13.45)$$

As with all examples of null double injection, the key to easily solving for this gain is to begin with the null condition and its implications. When v_y is nulled, the dependent voltage source $-G_{op}v^-$ is also nulled, which implies that v^- is nulled. Hence, the current i_f can be related to the input voltage v_{in} as follows:




Fig. 13.9 PD compensator circuit, with the op amp equivalent circuit model inserted. Voltage injection at the output of the dependent voltage source is included

$$\begin{aligned}
 i_f &= -\frac{v_{in} - v^-}{R_1 \left| \left(R_2 + \frac{1}{sC} \right) \right|_{v^- \rightarrow 0}} \\
 &= -\frac{v_{in}}{R_1 \left| \left(R_2 + \frac{1}{sC} \right) \right|} \tag{13.46}
 \end{aligned}$$

The null condition also allows us to easily relate the output voltage v_{out} to i_f :

$$\begin{aligned}
 v_{out} &= v^- + i_f R_3 \Big|_{v^- \rightarrow 0} \\
 &= i_f R_3 \tag{13.47}
 \end{aligned}$$

Substitution of Eq. (13.46) into (13.47) leads to the expression for G_∞ :

$$G_\infty = -\frac{R_3}{R_1 \left| \left(R_2 + \frac{1}{sC} \right) \right|} = -\frac{R_3}{R_1} \frac{1 + s(R_1 + R_2)C}{1 + sR_2C} \tag{13.48}$$

For this op amp circuit example, the steps in determination of G_∞ coincide with use of the “virtual ground” principle commonly employed in beginning circuit analysis classes: nulling v_y leads to $v^+ = v^-$. The above analysis then follows. Indeed, the null double injection analysis of G_∞ can be viewed as a generalization to arbitrary feedback circuits.

Substitution of numerical values into Eq. (13.48) reveals that G_∞ contains a DC gain $G_{\infty 0}$, zero at frequency f_2 , and pole at frequency f_3 , as follows:




Fig. 13.10 Bode plot of G_∞ , op amp example

$$\|G_{\infty 0}\| = \frac{R_3}{R_1} = 1 \Rightarrow 0 \text{ dB} \quad (13.49)$$

$$f_2 = \frac{1}{2\pi(R_1 + R_2)C} = 1 \text{ kHz} \quad (13.50)$$

$$f_3 = \frac{1}{2\pi R_2 C} = 100 \text{ kHz} \quad (13.51)$$

A Bode plot of G_∞ is given in Fig. 13.10. This transfer function is typical of a PD compensator that might be employed to improve the phase margin of a switching converter feedback system having a crossover frequency in the vicinity of 10 kHz.

The loop gain $T(s)$ is found according to Eq. (13.2). For this example, we obtain

$$T(s) = \left. \frac{v_y(s)}{v_x(s)} \right|_{v_{in}=0} \quad (13.52)$$

Under the condition that the input voltage v_{in} is set to zero, the equivalent circuit of Fig. 13.9 reduces to Fig. 13.11.




Fig. 13.11 Determination of loop gain $T(s)$

To find the loop gain $T(s)$, we take v_x as given and solve the circuit for v_y . This can be done in several steps: first find the transfer function from v_x to v_{out} , then the transfer function from v_{out} to v^- , and then the transfer function from v^- to v_y . The loop gain can then be expressed as

$$T(s) = \left(\frac{v_{out}}{v_x} \right) \left(\frac{v^-}{v_{out}} \right) \left(\frac{v_y}{v^-} \right) \quad (13.53)$$

The first two terms of Eq. (13.53) are voltage divider transfer functions, while the third is the op amp internal gain G_{op} . Hence we can express Eq. (13.53) as:

$$T(s) = \underbrace{\frac{R_L \left[R_3 + R_1 \left(R_2 + \frac{1}{sC} \right) \right]}{R_o + R_L \left[R_3 + R_1 \left(R_2 + \frac{1}{sC} \right) \right]}}_{\frac{v_{out}}{v_x}} \underbrace{\frac{R_1 \left(R_2 + \frac{1}{sC} \right)}{R_3 + R_1 \left(R_2 + \frac{1}{sC} \right)}}_{\frac{v^-}{v_{out}}} \underbrace{\left(G_{op}(s) \right)}_{\frac{v_y}{v^-}} \quad (13.54)$$

We could simplify this expression via algebraic manipulations, to express $T(s)$ in factored form. However, it is easier to find the factored $T(s)$ by use of the reciprocity relationship, Eq. (13.39). Hence, the construction of the Bode plot of $T(s)$ is reserved for later, after G_0 and T_n have been found.

The direct forward transmission gain $G_0(s)$ is found as defined in Ex. (13.4). For this example, we obtain

$$G_0(s) = \frac{v_{out}(s)}{v_{in}(s)} \Big|_{\substack{v_x \rightarrow 0 \\ v_z \text{ null}}} \quad (13.55)$$

In the model of Fig. 13.9, in the presence of the input v_{in} we adjust the injection source v_z such that v_x is nulled. Under these conditions, the dependent voltage source $-G_{op}v^-$ does not influence the output, and the circuit reduces to Fig. 13.12, with R_o effectively in parallel with R_L .




Fig. 13.12 Determination of direct forward transmission through feedback path, G_0

It can be seen that G_0 is a voltage divider transfer function:

$$\begin{aligned} G_0(s) &= \frac{v_{out}(s)}{v_{in}(s)} \Big|_{\substack{v_x \rightarrow 0 \\ v_z \text{ null}}} \\ &= \frac{R_o \| R_L}{R_o \| R_L + R_3 + R_1 \| \left(R_2 + \frac{1}{sC} \right)} \end{aligned} \quad (13.56)$$

This expression can be simplified via algebraic manipulation to the following factored form:

$$G_0(s) = \frac{R_o \| R_L}{R_1 + R_3 + R_o \| R_L} \frac{1 + sC(R_1 + R_2)}{1 + sC(R_2 + R_1 \| (R_3 + R_o \| R_L))} \quad (13.57)$$

The expression for G_0 is in the following standard normalized form:

$$G_0 = G_{00} \frac{\left(1 + \frac{s}{\omega_2}\right)}{\left(1 + \frac{s}{\omega_4}\right)} \quad (13.58)$$

with

$$\begin{aligned} G_{00} &= \frac{R_o \| R_L }{R_1 + R_3 + R_o \| R_L} = 0.0103 \Rightarrow -39.7 \text{ dB} \\ f_2 &= \frac{\omega_2}{2\pi} = \frac{1}{2\pi C(R_1 + R_2)} = 1 \text{ kHz} \\ f_4 &= \frac{\omega_4}{2\pi} = \frac{1}{2\pi C(R_2 + R_1 \| (R_3 + R_o \| R_L))} = 1930 \text{ Hz} \end{aligned} \quad (13.59)$$

Figure 13.13 contains the Bode plot of $G_0(s)$. $\|G_0\|$ is small in this example, and is unlikely to influence $G(s)$ over frequencies of interest. However, this computation assists in determination of the factored $T(s)$.

The null loop gain $T_n(s)$ is found as defined in Eq. (13.5). For this example, we obtain

$$T_n(s) = \left. \frac{v_y(s)}{v_x(s)} \right|_{v_o \rightarrow 0} \quad (13.60)$$

In the model of Fig. 13.14: in the presence of the input v_{in} , we adjust the injection source v_z such that the output v_{out} is nulled. Under these conditions, we find the transfer function from v_x to v_y .




Fig. 13.13 Bode plot of the magnitude of G_0




Fig. 13.14 Determination of null loop gain T_n

The null condition implies that there is no voltage across the load resistor R_L and hence there is no current through the load resistor. The op amp output current is

$$i_f = \frac{v_x}{R_o} \quad (13.61)$$

Since the load current is zero, the current i_f flows through R_3 . Since the load voltage is zero, we can express v^- as:

$$v^- = -i_f R_3 \quad (13.62)$$

The voltage v_y is related to v^- by the op amp gain G_{op} :

$$v_y = G_{op}(s)v^- \quad (13.63)$$

Hence, we can express the null loop gain as

$$T_n(s) = \underbrace{\left(\frac{1}{R_o}\right)}_{\frac{i_f}{v_x}} \underbrace{(-R_3)}_{\frac{v^-}{i_f}} \underbrace{\left(G_{op}(s)\right)}_{\frac{v_y}{v^-}} \quad (13.64)$$

The expression for T_n is considerably simpler than the expression for T , because the load impedance does not affect T_n . The null loop gain contains the same poles as $G_{op}(s)$.

We can now employ the reciprocity relationship, Eq. (13.39), to find a factored expression for the loop gain $T(s)$:

$$T = \frac{G_0 T_n}{G_\infty} \quad (13.65)$$

Insertion of Eqs. (13.64), (13.58), and (13.48) into Eq. (13.65) leads to the following expression for the loop gain:

$$\begin{aligned} T(s) &= \underbrace{\left(-\frac{R_3}{R_o} G_{op}(s)\right)}_{T_n} \underbrace{\left(G_{00} \frac{\left(1 + \frac{s}{\omega_2}\right)}{\left(1 + \frac{s}{\omega_4}\right)}\right)}_{G_0} \underbrace{\left(-\frac{R_1}{R_3} \frac{\left(1 + \frac{s}{\omega_3}\right)}{\left(1 + \frac{s}{\omega_2}\right)}\right)}_{\frac{1}{G_\infty}} \\ &= T_0 \frac{\left(1 + \frac{s}{\omega_3}\right)}{\left(1 + \frac{s}{\omega_1}\right) \left(1 + \frac{s}{\omega_4}\right)} \end{aligned} \quad (13.66)$$

with

$$\begin{aligned} T_0 &= \frac{R_1}{R_o} G_{op0} G_{00} \\ &= 33000 \Rightarrow 90.7 \text{ dB} \end{aligned} \quad (13.67)$$

Figure 13.15 contains a sketch of the magnitude and phase asymptotes of this loop gain. It can be seen that $T(s)$ contains a DC gain of 90.7 dB, poles at 10 Hz and 1.9 kHz, and a zero at 100 kHz. The crossover frequency f_c can be estimated using the magnitude asymptote between the 1.9 kHz pole and the 100 kHz zero; over this range of frequencies, we can express the magnitude asymptote as:




Fig. 13.15 Sketch of the magnitude and phase asymptotes of the loop gain $T(s)$

$$T(s) = T_0 \frac{\left(1 + \frac{s}{\omega_3}\right)}{\left(\frac{s}{\omega_1}\right)\left(\frac{s}{\omega_4}\right)}$$

$$\|T\| \approx T_0 \frac{(1)}{\left(\frac{\omega}{\omega_1}\right)\left(\frac{\omega}{\omega_4}\right)} \quad (13.68)$$

At the crossover frequency f_c , the magnitude of T is equal to unity. Insertion of $\omega = \omega_c$ with $\|T\| = 1$ into Eq. (13.68) leads to

$$1 = T_0 \frac{\omega_1 \omega_4}{\omega_c^2} \quad (13.69)$$

Hence the crossover frequency is

$$f_c = \frac{\omega_c}{2\pi} = \sqrt{T_0 f_1 f_4}$$

$$= 25.2 \text{ kHz} \quad (13.70)$$

We can estimate the phase margin as follows. Since the crossover frequency is more than a decade above both pole frequencies, the poles contribute a total of -180° to $\angle T(f_c)$. The zero at $f_3 = 100 \text{ kHz}$ contributes phase

$$\tan^{-1} \frac{f_c}{f_3} = 14.2^\circ \quad (13.71)$$

Hence, the phase of T at the crossover frequency is

$$\angle T(f_c) = -180^\circ + 14.2^\circ = -165.8^\circ \quad (13.72)$$

The phase margin is

$$\varphi_m = 180^\circ + \angle T(f_c) = 14.2^\circ \quad (13.73)$$

Although the phase margin is positive, it is not very large. This implies that the closed-loop transfer function $T/(1+T)$ contains complex poles at f_c having high Q determined by evaluation of Eq. (9.41):

$$Q = \frac{\sqrt{\cos \varphi_m}}{\sin \varphi_m} = 4 \Rightarrow 12 \text{ dB} \quad (13.74)$$




Fig. 13.16 Graphical construction of the closed-loop transfer function $T/(1 + T)$

The graphical construction method can now be employed to construct the closed-loop transfer function $T/(1 + T)$ according to Eq. (9.11). The result is illustrated in Fig. 13.16. Below the crossover frequency f_c , $\|T\|$ is large and hence $T/(1 + T)$ is approximately equal to 1. There are two poles at the crossover frequency, having Q factor given by Eq. (13.74). At frequencies above f_c , the transfer function $\|T/(1 + T)\|$ follows $\|T\|$.




Fig. 13.17 Graphical construction of the closed-loop transfer function G

Finally, the closed-loop transfer function $G = v_{out}/v_{in}$ can be found using Eq. (13.1), with the result illustrated in Fig. 13.17. G is given by

$$G = G_\infty \frac{T}{1+T} + G_0 \frac{1}{1+T} \quad (13.75)$$

The term $G_0/(1+T)$ is small, and is found to be insignificant below 30 MHz. Hence G follows G_∞ below the crossover frequency, where $T/(1+T) \approx 1$. The $T/(1+T)$ term introduces its resonance at the crossover frequency, and G differs significantly from G_∞ at frequencies above f_c . The op amp is unable to produce the required gain at frequencies above 25 kHz, causing the closed-loop transfer function to differ significantly from the prediction obtained using the traditional op amp virtual ground principle.

If this op amp circuit is employed as a PD compensator in a switching converter feedback loop, the compensator resonance at 25 kHz may seriously degrade the stability of the converter feedback loop. The resonance may introduce additional converter crossover frequencies, and the converter phase margin at frequencies approaching or exceeding 25 kHz may be substantially reduced. It would be possible to make G follow G_∞ at higher frequencies by employing an op amp whose unity gain frequency is larger: the PD circuit f_c could be increased from 25 kHz to 100 kHz by increasing the op amp unity gain frequency from 1 MHz to 4 MHz.

13.4 Example: Closed-Loop Regulator

As a second example, consider application of the feedback theorem to the closed-loop buck regulator of Sect. 9.5.4, with the compensator circuit of Fig. 15.29. Figure 13.18 shows the small-signal canonical model of the CCM converter power stage (from Fig. 7.38), along with the feedback and PID compensator circuit, and with injection \hat{v}_z applied.

The output of this system is taken to be the output voltage v . There are three independent inputs: the reference voltage v_{ref} , the power input v_g , and the load current variation i_{load} . In




Fig. 13.18 Application of feedback theorem to buck regulator example

the small-signal model, we can employ superposition to express the output perturbation \hat{v} as a function of input perturbations \hat{v}_{ref} , \hat{v}_g , and \hat{i}_{load} :

$$\hat{v}(s) = G_r(s)\hat{v}_{ref}(s) + G_g(s)\hat{v}_g(s) - Z_o\hat{i}_{load} \quad (13.76)$$


The closed-loop transfer functions G_r , G_g , and Z_o can each be found through application of the feedback theorem, and can be expressed in the form of Eq. (13.1). Specifically, we can express Eq. (13.76) as:

$$\begin{aligned} \hat{v}(s) = & \left(G_{\infty r} \frac{T}{1+T} + G_{0r} \frac{1}{1+T} \right) \hat{v}_{ref}(s) + \left(G_{\infty g} \frac{T}{1+T} + G_{0g} \frac{1}{1+T} \right) \hat{v}_g(s) \\ & - \left(Z_{\infty o} \frac{T}{1+T} + Z_{0o} \frac{1}{1+T} \right) \hat{i}_{load} \end{aligned} \quad (13.77)$$

The terms $G_{\infty r}$ and G_{0r} are found using the feedback theorem with \hat{v}_g and \hat{i}_{load} set to zero, and the terms $G_{\infty g}$ and G_{0g} are found using the feedback theorem with \hat{v}_{ref} and \hat{i}_{load} set to zero. The terms $Z_{\infty o}$ and Z_{0o} are found using the feedback theorem with \hat{v}_g and \hat{v}_{ref} set to zero. The loop gain T is found with \hat{v}_g , \hat{v}_{ref} , and \hat{i}_{load} all set to zero. In the following analysis, the operational amplifier is treated as ideal.

The closed-loop reference-to-output ideal forward gain $G_{\infty r}(s)$ is found with \hat{v}_g and \hat{i}_{load} set to zero and with \hat{v}_y nulled:

$$G_{\infty r}(s) = \left. \frac{\hat{v}}{\hat{v}_{ref}} \right|_{\substack{\hat{v}_g=0, \hat{i}_{load}=0 \\ \hat{v}_y \rightarrow 0}} \quad (13.78)$$

**Fig. 13.19** Determination of $G_{\infty r}$

The small-signal model with these conditions is illustrated in Fig. 13.19. Nulling \hat{v}_y in the presence of \hat{v}_{ref} causes the negative input of the ideal op amp \hat{v}^- to be equal to \hat{v}_{ref} . But \hat{v}^- and \hat{v} are related according to the voltage divider ratio of the feedback network:

$$\hat{v}^- = \hat{v} \frac{Z_2 \| Z_3}{Z_2 \| Z_3 + Z_1} = \hat{v}_{ref} \quad (13.79)$$

where the error amplifier impedances are

$$Z_1 = R_1 + \left(R_2 \| \frac{1}{sC_2} \right) \quad (13.80)$$

$$Z_2 = R_4 \quad (13.81)$$

$$Z_3 = R_3 + \frac{1}{sC_3} \quad (13.82)$$


Therefore, $G_{\infty r}$ is equal to:

$$G_{\infty r} = \frac{Z_2 \| Z_3 + Z_1}{(Z_2 \| Z_3)} \quad (13.83)$$

At dc, this gain reduces to

$$G_{\infty r}(0) = \frac{R_4 + R_1 + R_2}{R_4} \quad (13.84)$$

In a dc regulator having constant v_{ref} , the dynamics of Eq. (13.83) are irrelevant, and the ideal output voltage is equal to $G_{\infty r}(0)V_{ref}$. When the reference can vary, then the poles and zeroes of Eq. (13.83) may introduce significant dynamics.

Fig. 13.20 Determination of G_{0r}

The direct forward transmission through the feedback path G_{0r} is

$$G_{0r}(s) = \frac{\hat{v}}{\hat{v}_{ref}} \Bigg|_{\begin{subarray}{l} \hat{v}_g=0, \hat{i}_{load}=0 \\ \hat{v}_x \rightarrow 0 \end{subarray}} \quad (13.85)$$

The small-signal model with these conditions is illustrated in Fig. 13.20. Nulling \hat{v}_x causes no amplified error signal to reach the output \hat{v} via the forward path of the loop: nulling \hat{v}_x also nulls \hat{d} , and hence the \hat{d} sources of the power stage model are also zero. As illustrated in Fig. 13.20, the secondary voltage of the ideal transformer model becomes zero.

The \hat{v}_{ref} signal can nonetheless have a small influence on the output \hat{v} . With the assumption that the op amp is ideal, its positive and negative input terminals are equal and hence $\hat{v}^- = \hat{v}_{ref}$. The output voltage \hat{v} is related to $\hat{v}^- = \hat{v}_{ref}$ through the voltage divider ratio

$$\hat{v} = \hat{v}^- \frac{Z_{out}}{Z_{out} + Z_1} \quad (13.86)$$

where the converter open-loop output impedance is

$$Z_{out} = R \left\| \frac{1}{sC} \right\| sL_e \quad (13.87)$$

and the feedback network impedance Z_1 is given by Eq. (13.80). Hence, G_{0r} is

$$G_{0r} = \frac{Z_{out}}{Z_{out} + Z_1} \quad (13.88)$$

Thus, the direct forward transmission of the reference signal through the feedback path is nonzero.




Fig. 13.21 Magnitude and phase Bode plots of the transfer functions $G_{\infty r}$, G_{0r} , and G_r for the buck regulator example. Dashed curves: ideal reference-to-output gain $G_{\infty r}$ and direct forward transmission through feedback path G_{0r} . Solid curves: reference-to-output transfer function G_r .

Figure 13.21 contains plots of the transfer functions $G_{\infty r}$, G_{0r} , and G_r for the power stage element values of Sect. 9.5.4 and the compensator circuit values of Fig. 15.29. Specifically, the power stage parameters are $L = 50 \mu\text{H}$, $C = 500 \mu\text{F}$, $R = 3 \Omega$, $V_g = 28 \text{ V}$, $V = 15 \text{ V}$. The compensator and feedback circuit parameters are $V_{ref} = 5 \text{ V}$, $V_M = 4 \text{ V}$, $R_1 = 11 \text{ k}\Omega$, $R_2 = 85 \text{ k}\Omega$, $R_3 = 120 \text{ k}\Omega$, $R_4 = 47 \text{ k}\Omega$, $C_2 = 1.1 \text{ nF}$, $C_3 = 2.7 \text{ nF}$. It can be seen that the transfer function $G_r(s)$ follows the ideal gain $G_{\infty r}(s)$ from dc up to the 5 kHz bandwidth of the feedback loop, in accordance with the description of Sect. 9.2.2. The direct forward transmission term G_{0r} is small and does not influence $G_r(s)$ at frequencies below half of the switching frequency.

The ideal forward gain from \hat{v}_g to the output \hat{v} is

$$G_{\infty g}(s) = \frac{\hat{v}}{\hat{v}_g} \Big|_{\begin{subarray}{l} \hat{v}_{ref}=0, \hat{i}_{load}=0 \\ \hat{v}_y \rightarrow 0 \end{subarray}} \quad (13.89)$$




Fig. 13.22 Determination of $G_{\infty g}$

The small-signal model with these conditions is illustrated in Fig. 13.22. Nulling \hat{v}_y in the presence of $\hat{v}_{ref} = 0$ causes \hat{v}^- to be zero. Consequently the voltage across R_4 and also across the $R_3 - C_3$ branches are zero, and so there is no current through those elements. This implies that there is no current through the $R_1 - R_2 - C_2$ branch, and hence no voltage across it either. Therefore the output voltage \hat{v} must be zero. So

$$G_{\infty g} = 0 \quad (13.90)$$

In the limit of infinite loop gain, \hat{v}_g variations do not influence the output \hat{v} .

The gain G_{0g} is the open-loop disturbance transfer function from \hat{v}_g to \hat{v} , and is defined as

$$G_{0g}(s) = \left. \frac{\hat{v}}{\hat{v}_g} \right|_{\begin{subarray}{l} \hat{v}_{ref}=0, \hat{v}_{load}=0 \\ \hat{v}_x \rightarrow 0 \end{subarray}} \quad (13.91)$$

The small-signal model with these conditions is illustrated in Fig. 13.23. Nulling \hat{v}_x causes \hat{d} to be zero. Consequently the voltage at the output of the dc transformer model is equal to $M\hat{v}_g$. The output voltage is equal to this voltage multiplied by the filter transfer function $H_e(s)$. So

$$G_{0g} = M H_e(s) \quad (13.92)$$

The gain G_{0g} coincides with the open-loop line-to-output transfer function $G_{vg}(s)$.


Fig. 13.23 Determination of G_{0g}

Figure 13.24 contains plots of the transfer functions G_{0g} and G_g , again for the power stage element values of Sect. 9.5.4 and the compensator circuit values of Fig. 15.29. The closed-loop line-to-output transfer function $G_g(s)$ follows the open-loop disturbance transfer function $G_{vg} = G_{0g}$ above the crossover frequency of 5 kHz, as discussed in Sect. 9.2.1. Below the crossover frequency, G_g is reduced by the factor $1/(1 + T)$.

The quantity $Z_{\infty o}$ is the regulator output impedance under the conditions that the feedback loop operates ideally, with zero error. $Z_{\infty o}$ is defined as:

$$Z_{\infty o}(s) = -\frac{\hat{v}}{\hat{i}_{load}} \Bigg|_{\begin{subarray}{l} \hat{v}_{ref}=0, \hat{v}_g=0 \\ \hat{v}_x \rightarrow 0 \end{subarray}} \quad (13.93)$$

Figure 13.25 illustrates the small-signal model under these conditions. With \hat{v}_{ref} set to zero and with \hat{v}_y nulled, \hat{v}^- is also nulled. Then there is no voltage across the elements R_4 , R_3 , or C_3 , and hence the currents through these elements are zero. Consequently the currents through the elements R_1 , R_2 , and C_2 are zero, and hence the voltages across these elements are also nulled. Therefore $\hat{v} = \hat{v}^- = 0$. So the regulator ideal output impedance is

$$Z_{\infty o}(s) = -\frac{0}{\hat{i}_{load}} = 0 \quad (13.94)$$

When the regulator operates ideally, load current disturbances do not affect the output voltage.

The quantity Z_{0o} is the regulator output impedance under open-loop conditions, with \hat{v}_x set to zero. Z_{0o} is defined as:

$$Z_{0o}(s) = -\frac{\hat{v}}{\hat{i}_{load}} \Bigg|_{\begin{subarray}{l} \hat{v}_{ref}=0, \hat{v}_g=0 \\ \hat{v}_x=0 \end{subarray}} \quad (13.95)$$






Fig. 13.24 Magnitude and phase Bode plots of the transfer functions G_{0g} and G_g for the buck regulator example. Dashed curves: disturbance transfer function $G_{0g} = G_{vg}$. Solid curves: closed-loop line-to-output transfer function G_g

Figure 13.26 illustrates the small-signal model under these conditions. With \hat{v}_{ref} set to zero and with \hat{v}_x set to zero, \hat{d} is zero and the transformer voltage is zero. Since \hat{v}_{ref} is zero, $\hat{v}^- = 0$. The output impedance is then

$$Z_{0o}(s) = -\frac{\hat{v}}{\hat{i}_{load}} = Z_{out} \parallel Z_1 \quad (13.96)$$

where Z_{out} is the power stage output impedance given by Eq. (13.87) and Z_1 is the feedback network impedance given by Eq. (13.80). In the usual case where Z_{out} is much smaller than Z_1 , this expression reduces to Z_{out} .

Figure 13.27 contains plots of the transfer functions Z_{0o} and Z_o for the power stage element values of Sect. 9.5.4 and the compensator circuit values of Fig. 15.29. The closed-loop output impedance $Z_o(s)$ follows the open-loop output impedance $Z_{out} = Z_{0o}$ above the crossover frequency of 5 kHz, as discussed in Sect. 9.2.1. Below the crossover frequency, Z_o is reduced by the factor $1/(1 + T)$ relative to Z_{out} .

Fig. 13.25 Determination of ideal output impedance Z_{∞} Fig. 13.26 Determination of open-loop output impedance Z_0





Fig. 13.27 Magnitude and phase Bode plots of the transfer functions Z_{0o} and Z_o for the buck regulator example. Dashed curves: disturbance transfer function $Z_{0o} = Z_{out}$. Solid curves: closed-loop line-to-output transfer function Z_o

The loop gain $T(s)$ is

$$T(s) = \left. \frac{\hat{v}_y}{\hat{v}_x} \right|_{\begin{subarray}{l} \hat{v}_{ref}=0, \hat{i}_{load}=0 \\ \hat{v}_g=0 \end{subarray}} \quad (13.97)$$

The small-signal model with these conditions is illustrated in Fig. 13.28. To find $T(s)$, we begin with the signal \hat{v}_x , and find how it propagates around the loop to the \hat{v}_y point. Under these conditions, the output voltage \hat{v} is equal to \hat{v}_x multiplied by the PWM gain ($1/V_M$) and by the converter control-to-output gain $G_{vd}(s)$.

**Fig. 13.28** Determination of loop gain $T(s)$

$$\hat{v} = G_{vd}(s) \left(\frac{1}{V_M} \right) \hat{v}_x \quad (13.98)$$

By solution of the model of Fig. 13.28, the power stage control-to-output transfer function is

$$G_{vd}(s) = e(s) M H_e(s) \quad (13.99)$$

with $H_e(s)$ equal to the transfer function of the canonical model L_e-C output filter.

With \hat{v}_{ref} set to zero, the ideal op amp causes $\hat{v}^- = 0$, and hence there is no current through R_4 . The transfer function from \hat{v} to \hat{v}_y is given by the inverting amplifier formula:

$$\frac{\hat{v}_y}{\hat{v}} = \frac{Z_3}{Z_1} \quad (13.100)$$

where Z_1 is given by Eq. (13.80) and Z_3 is given by Eq. (13.82). The loop gain is the product of Eqs. (13.98) and (13.100):

$$T(s) = G_{vd}(s) \left(\frac{1}{V_M} \right) \left(\frac{Z_3}{Z_1} \right) \quad (13.101)$$

Figure 13.29 contains plots of the loop gain $T(s)$ for the power stage element values of Sect. 9.5.4 and the compensator circuit values of Fig. 15.29.

In summary, the closed-loop transfer function from the reference \hat{v}_{ref} to the output \hat{v} is

$$G_r(s) = \frac{Z_2 \| Z_3}{Z_1 + (Z_2 \| Z_3)} \frac{T}{1+T} + \frac{Z_{out}}{Z_1 + Z_{out}} \frac{1}{1+T} \quad (13.102)$$




Fig. 13.29 Magnitude and phase Bode plots of the loop gain $T(s)$ for the buck regulator example

The closed-loop transfer function from input voltage disturbances \hat{v}_g to the output \hat{v} is

$$G_g(s) = \frac{MH_e}{1 + T} \quad (13.103)$$

The closed-loop output impedance is

$$Z_o = \frac{Z_{out} \| Z_1}{1 + T} \quad (13.104)$$

with T given by Eq. (13.101). The canonical model parameters of Table 7.1 for the buck converter are substituted as appropriate into the above expressions.

This closed-loop regulator example includes three independent sources: the reference \hat{v}_{ref} and disturbances \hat{v}_g and \hat{i}_{load} . Superposition is employed to apply the feedback theorem three times, once for each independent input, and we find a G_0 and G_∞ term associated with each source. The $G_{\infty r}$ term has the physical interpretation of the ideal closed-loop gain from the

reference to the output, and corresponds to the $1/H$ term identified in Sect. 9.2.2. The G_{0r} term has the physical interpretation of direct forward transmission from \hat{v}_{ref} through the feedback path to the output. The disturbance transfer function G_{0g} is the open-loop line-to-output transfer function, and coincides with $G_{vg}(s)$ of the open-loop converter. In this example, $G_{\infty g}$ is zero: when the feedback loop operates ideally, no \hat{v}_g disturbances reach the output.

The feedback theorem provides a general way to define and determine the loop gain T . Although we have found three closed-loop transfer functions from the three independent sources to the output, there is a single physical feedback loop in the system, and a single expression for the loop gain.

13.5 Summary of Key Points

1. The Feedback Theorem employs null double injection and linear superposition to determine closed-loop gains and other important transfer functions of a feedback circuit, without need to break the circuit into blocks that are noninteracting and unidirectional. An ideal injection point is identified, and then certain “thought experiments” are performed that lead to derivation of analytical expressions for the important transfer functions of the closed-loop circuit.
2. A given closed-loop gain $G(s)$ is expressed in terms of an ideal gain G_∞ (the limiting transfer function with infinite loop gain), a gain G_0 (the limiting transfer function for zero loop gain), and the loop gain T . The Feedback Theorem provides a simplified framework for deriving these quantities.
3. An operational amplifier circuit intended for use as a PD compensator is analyzed using the Feedback Theorem. In this example, the G_∞ gain is found to be the transfer function when the op amp is ideal. The G_0 gain arises from direct forward transmission of the input signal through the feedback path. The actual transfer function G is found to deviate significantly from G_∞ at high frequencies where the op amp has insufficient internal gain; this can significantly degrade the behavior of the PD compensator.
4. A closed-loop buck converter with PID compensator circuit is analyzed via the Feedback Theorem, to derive the closed-loop transfer functions from the reference input and line input to the output, as well as the closed-loop output impedance. This example illustrates how the Feedback Theorem is useful for analyzing closed-loop disturbance transfer functions as well as the reference-to-output transfer function.

PROBLEMS

- 13.1** A feedback amplifier is shown in Fig. 13.30 including voltage injection v_z suitable for application of the Feedback Theorem. The objective in this problem is to solve for the amplifier gain

$$G = \left. \frac{v_o}{v_i} \right|_{v_z=0}$$

using the Feedback Theorem. Derive expressions for G_∞ , T , G_0 , and T_n , and show that the reciprocity relationship holds. Your expressions should be in terms of the circuit parameter values R_1 , R_2 , C , R_o , A_o .




Fig. 13.30 Feedback amplifier of Problem 13.1

- 13.2** A feedback amplifier is shown in Fig. 13.31 including current injection \$i_z\$ suitable for application of the Feedback Theorem. The objective in this problem is to solve for the amplifier gain

$$G = \left. \frac{v_o}{v_i} \right|_{i_z=0}$$

using the Feedback Theorem. Derive expressions for \$G_\infty\$, \$T\$, \$G_0\$, and \$T_n\$, and show that the reciprocity relationship holds. Your expressions should be in terms of the circuit parameter values \$R_1\$, \$C\$, and \$g_m\$.




Fig. 13.31 Feedback amplifier of Problem 13.2

- 13.3** Figure 13.32 shows a PI compensator circuit in the closed-loop switching voltage regulator of Problem 9.5. The PI compensator is constructed around an op amp provided in a standard PWM controller chip. The input to the compensator is the regulator output voltage \$v\$, and the output of the compensator is voltage \$v_c\$. The reference voltage \$V_{ref}\$ is constant. The purpose of this problem is to show how the Feedback Theorem can be used in the design of the PI compensator circuit. The closed-loop transfer function of interest is

$$G(s) = \left. \frac{\hat{v}_c}{\hat{v}} \right|_{\hat{v}_{ref}=0}$$




Fig. 13.32 PI compensator constructed around a transconductance amplifier, Problem 13.3

- (a) Assuming the op amp in Fig. 13.32 is ideal, show that

$$G_\infty(s) = \left. \frac{\hat{v}_c}{\hat{v}} \right|_{\text{ideal op-amp}} = G_{\infty\infty} \left(1 + \frac{\omega_1}{s} \right)$$

and derive expressions for the salient features of $G_\infty(s)$ in terms of R_1 , R_2 , R_3 , C_3 . Compute the numerical values for $G_{\infty\infty}$ and f_1 . Note that the assumption that the op amp is ideal (in a negative-feedback circuit) is equivalent to the assumption that the error signal is nulled in the Feedback Theorem terms. Hence, the transfer function found in this part of the problem is equal to G_∞ of the Feedback Theorem.

Assuming $G(s) \approx G_\infty(s)$, the closed-loop voltage regulator shown in Problem 9.5 should be stable with adequate phase margin. A designer made this assumption, built the circuit, and expected to obtain stable operation with well regulated output voltage. In lab experiments, however, the switched-mode voltage regulator is found to be unstable, producing oscillating voltages and currents. Knowing that you are familiar with the Feedback Theorem, the designer asks you for assistance.

Looking through the PWM controller datasheet, you realize that the op amp provided is not really a standard op amp with a large voltage gain and a low output impedance but instead a *transconductance amplifier*, which can be modeled as a controlled current source, as shown in Fig. 13.33.




Fig. 13.33 Model of the transconductance amplifier in Problem 13.3

Furthermore, you find that the transconductance g_m of the amplifier can be as low as $g_{mmin} = 100 \mu\text{A/V}$ and as high as $g_{mmax} = 1 \text{ mA/V}$ due to process and temperature variations. You realize that the problem is well suited for application of the Feedback Theorem and you proceed in several steps to address the stability problem encountered by the designer.

- (b) Using the current injection technique, find analytical expressions for G_o , T , and T_n in the PI compensator of Fig. 13.32, taking into account the amplifier model shown in Fig. 13.33. Express the transfer functions in the standard factored pole-zero forms, and derive expressions for the salient features in terms of R_1 , R_2 , R_3 , C_3 , and g_m . Show that the reciprocity relationship holds.
- (c) Using the results of part (b), derive an expression for the closed-loop transfer function $G(s)$, and show that $G(s)$ can be written as

$$G(s) = \frac{\hat{v}_c}{\hat{v}} \Big|_{\hat{v}_{ref}=0} = G'_{\infty\infty} \left(1 + \frac{\omega'_1}{s} \right)$$

Calculate and put in a table numerical values for $G'_{\infty\infty}$ and ω'_1 for the two extreme values of g_m , g_{mmin} and g_{mmax} , and compare these values to $G_{\infty\infty}$ and f_1 found in part (a). Explain why the switched-mode voltage regulator using the compensator of Fig. 13.32 may become unstable.

- (d) Suggest how to change the component values in the PI compensator in Fig. 13.32 so that $G_\infty(s)$ remains the same as found in part (a), and so that the compensator gain $G(s)$ closely approximates the ideal $G_\infty(s)$ for all possible values of the transconductance g_m .

13.4 A model of an op amp is shown in Fig. 13.7b. In the model, $R_o = 100 \Omega$, and

$$G_{op}(s) = A_o \frac{1}{\left(1 + \frac{s}{\omega_1} \right) \left(1 + \frac{s}{\omega_2} \right)}$$

where $A_o = 10^5 \rightarrow 100 \text{ dB}$, $f_1 = 10 \text{ Hz}$, and $f_2 = 1 \text{ MHz}$.

- a) The op amp is used to construct closed-loop amplifiers with three different ideal closed-loop gains: (i) $G_\infty = 1$, $G_\infty = -1$, and (iii) $G_\infty = 10$. Sketch circuit diagrams of these three closed-loop amplifiers and choose resistance values.
- b) For each of the closed-loop amplifiers considered in part (a), sketch the magnitude and phase responses of the loop gain $T(s)$ and determine numerical values for the crossover frequency and the phase margin.
- c) For each of the closed-loop amplifiers considered in part (a), derive an expression for the closed-loop gain $G(s)$ using the Feedback Theorem. Your expression should be in the standard normalized form. Sketch the magnitude and phase responses and annotate the plots with salient features of $G(s)$.

13.5 A point-of-load (POL) voltage regulator using a synchronous buck converter is shown in Fig. 13.34. Losses can be neglected except for the losses due to the inductor resistance R_L and the capacitor equivalent series resistance R_{esr} . The PID compensator is constructed around an op amp. In this problem, you may assume that the op amp has ideal characteristics. The pulse-width modulator has a very large input resistance, so that a voltage injection source \hat{v}_z can be ideally inserted between the compensator and the PWM.




Fig. 13.34 Synchronous buck voltage regulator with a PID compensator, Problems 13.5 and 13.6

- Derive an expression for the loop gain $T(s)$. The expression should be in standard normalized form. Salient features of $T(s)$ should be expressed in terms of the circuit parameters shown in Fig. 13.34. Plot the magnitude and phase responses of the loop gain, and determine numerical values for the crossover frequency f_c and the phase margin φ_m .
- In this part of the problem, the objective is to determine the closed-loop output impedance $Z_o(s) = -\hat{v}/\hat{i}_{load}$ of the POL voltage regulator using the Feedback Theorem. Derive expressions for $Z_{\infty o}$, Z_{0o} , and the null loop gain T_{nz} in standard normalized forms. Show that the reciprocity relationship holds. Plot the magnitude and phase responses of $Z_o(s)$.
- In this part of the problem, the objective is to determine the closed-loop line-to-output transfer function $G_g(s) = \hat{v}/\hat{v}_g$ using the Feedback Theorem. Derive expressions for $G_{\infty g}$, G_{0g} , and the null loop gain T_{ng} in standard normalized forms. Show that the reciprocity relationship holds. Plot the magnitude and phase responses of $G_g(s)$.
- In this part of the problem, the objective is to determine the closed-loop reference-to-output response $G_r(s) = \hat{v}/\hat{v}_{ref}$ using the Feedback Theorem. Derive expressions for $G_{\infty r}$, G_{0r} , and the null loop gain T_{nr} in standard normalized forms. Show that the reciprocity relationship holds. Plot the magnitude and phase responses of $G_r(s)$.
- Modify the PID compensator circuit so that $T(s)$ remains exactly the same as found in part (a), and so that the ideal reference-to-output response has unity gain at all frequencies, *i.e.*, so that $G_{\infty r} = 1$.

13.6 A model of the op amp used to construct the PID compensator in the voltage regulator of Fig. 13.34 is shown in Fig. 13.7b. In the model, $R_o = 0$, and

$$G_{op}(s) = \frac{\omega_{GBW}}{s}$$

where f_{GBW} is the unity gain frequency, also referred to as the *gain-bandwidth product* of the op amp. The objective in this problem is to examine how finite f_{GBW} of the op amp affects closed-loop performance of the voltage regulator in Fig. 13.34. The transfer function of interest is the PID compensator gain

$$G_c(s) = -\frac{\hat{v}_c}{\hat{v}}$$

- a) For the closed-loop amplifier that implements the PID compensator, derive expressions for the loop gain $T_c(s)$, the ideal forward gain $G_{c\infty}$, and the direct forward transmission G_{c0} . The expressions should be in terms of the circuit parameters shown in Fig. 13.34 and ω_{GBW} . Overlay Bode plots of the magnitude and phase of G_c for three different values of f_{GBW} : (i) $f_{GBW} = 1$ MHz, (ii) $f_{GBW} = 10$ MHz, and (iii) $f_{GBW} = 25$ MHz.
 - b) Consider loop gain $T(s)$ in the voltage regulator of Fig. 13.34, taking into account $G_c(s)$ found in part (a). Overlay Bode plots of the magnitude and phase of $T(s)$ for the three different values of f_{GBW} considered in part (a). For each f_{GBW} , calculate numerical values of the crossover frequency f_c and the phase margin φ_m , and compare to the results obtained assuming an ideal op amp, *i.e.*, assuming that $G_c = G_{c\infty}$. Comment on how large the gain-bandwidth product of the op amp should be so that the impact on the closed-loop performance of the voltage regulator in Fig. 13.34 can be neglected.
- 13.7** Do Problem 9.7. Verify the result for the closed-loop transfer function $\hat{i}_g(s)/\hat{v}_{ref}(s)$ using the Feedback Theorem. Then, using the Feedback Theorem, derive an expression for the closed-loop input admittance
- $$Y_g = \frac{\hat{i}_g}{\hat{v}_g}$$
- Plot the magnitude and phase responses of Y_g . In what range of frequencies is the magnitude of Y_g approximately equal to the ideal $Y_{g\infty}$.
- 13.8** Do Problem 9.8. Then find the closed-loop output impedance Z_o using the Feedback Theorem and verify that the specifications are met: magnitude of the closed-loop output impedance should be less than 0.2Ω over the entire frequency range 0 to 20 kHz.
- 13.9** Do Problem 9.9. Then, using the Feedback Theorem, derive an expression for the closed-loop reference-to-output response $G_r = \hat{v}/\hat{v}_{ref}$. Plot the magnitude and phase responses of G_r . Over what range of frequencies is the magnitude of G_r approximately equal to the ideal $G_{r\infty}$?



Circuit Averaging, Averaged Switch Modeling, and Simulation

Circuit averaging is another well-known technique for derivation of converter equivalent circuits. Rather than averaging the converter state equations, with the circuit averaging technique we average the converter waveforms directly. All manipulations are performed on the circuit diagram, instead of on its equations, and hence the circuit averaging technique gives a more physical interpretation to the model. Since circuit averaging involves averaging and small-signal linearization, it is equivalent to state-space averaging. However, in many cases circuit averaging is easier to apply, and allows the small-signal ac model to be written almost by inspection. The circuit averaging technique can also be applied directly to a number of different types of converters and switch elements, including phase-controlled rectifiers, PWM converters operated in discontinuous conduction mode or with current programming, and quasi-resonant converters—these are described in later chapters. However, in other cases it may lead to involved models that are less easy to analyze and understand. To overcome this problem, the circuit averaging and state-space averaging approaches can be combined. Circuit averaging was developed before state-space averaging, and is described in [16]. Because of its generality, there was a later resurgence of interest in circuit averaging of switch networks [70–76, 108].

The techniques of circuit averaging and averaged switch modeling are developed in Sect. 14.1. These techniques are employed to model SEPIC and boost converter examples, and both dc and small-signal ac converter models are developed.

The averaged switch model also exposes the fundamental energy conversion process by which a switched-mode circuit can convert power from one voltage to another with high efficiency: dc or low-frequency ac is converted (inverted) to high-frequency ac by the switching of the PWM transistor. This ac power is then converted back (rectified) to dc or low-frequency ac by the diode or other switching element. This power is called the *indirect power* that flows within the converter. Indirect power and its relationship to the averaged switch model is discussed in Sect. 14.1.4.

The averaged switch model lends itself well to simulation. When the semiconductor switches are replaced with an averaged switch model, circuit simulation programs such as SPICE are able to plot small-signal ac transfer functions of switching converter systems. This is a very useful application of the averaged switch modeling approach. SPICE simulation of converters operating in the continuous conduction mode is developed in Sect. 14.3. Averaged switch modeling of converters operating in the discontinuous conduction mode is developed in Chap. 15, along with averaged simulations of DCM.

14.1 Circuit Averaging and Averaged Switch Modeling

The key step in circuit averaging is to replace the converter switches with voltage and current sources, to obtain a time-invariant circuit topology. The waveforms of the voltage and current generators are defined to be identical to the switch waveforms of the original converter. Once a time-invariant circuit network is obtained, then the converter waveforms can be averaged over one switching period to remove the switching harmonics. Any nonlinear elements in the averaged circuit model can then be perturbed and linearized, leading to the small-signal ac model.

In Fig. 14.1, the switching elements are separated from the remainder of the converter. The converter therefore consists of a switch network containing the converter switching elements, and a time-invariant network containing the reactive and other remaining elements. Figure 14.1 illustrates the simple case in which there are two single-pole single-throw (SPST) switches; the switches can then be represented using a two-port network. In more complicated systems containing multiple transistors or diodes, such as in polyphase converters, the switch network may contain more than two ports.




Fig. 14.1 A switching converter can be viewed as a switch network connected to a time-invariant network

The central idea of the *averaged switch modeling* approach is to find an averaged circuit model for the switch network. The resulting averaged switch model can then be inserted into the converter circuit to obtain a complete averaged circuit model of the converter. An important advantage of the averaged switch modeling approach is that the same model can be used in many different converter configurations. It is not necessary to rederive an averaged circuit model for each particular converter. Furthermore, in many cases, the averaged switch model simplifies




Fig. 14.2 Schematic of the SEPIC, arranged in the form of Fig. 14.1




Fig. 14.3 Switch network terminal waveforms in the CCM SEPIC

converter analysis and yields good intuitive understanding of the converter steady-state and dynamic properties.

The first step in the process of finding an averaged switch model for a switch network is to sketch the converter in the form of Fig. 14.1, in which a switch network containing only the converter switching elements is explicitly defined. The CCM SEPIC example shown in Fig. 14.2 is used to illustrate the process. There is usually more than one way to define the two ports of the switch network; a natural way to define the two-port switch network of the SEPIC is illustrated in Fig. 14.2. The switch network terminal waveforms $v_1(t)$, $i_1(t)$, $v_2(t)$, and $i_2(t)$ are illustrated

in Fig. 14.3 for CCM operation. Note that it is not necessary that the ports of the switch network be electrically connected within the switch network itself. Furthermore, there is no requirement that any of the terminal voltage or current waveforms of the switch network be nonpulsating.

14.1.1 Obtaining a Time-Invariant Circuit

The next step of the circuit averaging technique is to replace the switch network with dependent voltage and current sources, so that the circuit connections do not vary in time. The switch network defined in the SEPIC is shown in Fig. 14.4a. As with any two-port network, two of the four terminal voltages and currents can be taken as independent inputs to the switch network. The remaining two voltages and/or currents are viewed as dependent outputs of the switch network. In general, the choice of independent inputs is arbitrary, as long as the inputs can indeed be independent in the given converter circuit. For CCM operation, one can choose one terminal current and one terminal voltage as the independent inputs. For this example, let us select $i_1(t)$ and $v_2(t)$ as the switch network independent inputs. In addition, the duty cycle $d(t)$ is the independent control input. Hence the dependent outputs are taken to be $v_1(t)$ and $i_2(t)$.

In Fig. 14.4b, the ports of the switch network are replaced by dependent voltage and current sources. The waveforms of these dependent sources are defined to be identical to the actual dependent outputs $v_1(t)$ and $i_2(t)$ given in Fig. 14.3. Since all waveforms in Fig. 14.4b match the waveforms of Figs. 14.4a and 14.3, the circuits are electrically equivalent. So far, no approximations have been made.

14.1.2 Circuit Averaging

The next step is determination of the average values of the switch network terminal waveforms in terms of the converter state variables (inductor currents and capacitor voltages) and the converter independent inputs (such as the input voltage and the transistor duty cycle). The basic assumption is made that the natural time constants of the converter network are much longer than the switching period T_s . This assumption coincides with the requirement for small switching ripple. One may average the waveforms over a time interval which is short compared to the system natural time constants, without significantly altering the system response [16]. Hence, when the basic assumption is satisfied, it is a good approximation to average the converter waveforms over the switching period T_s . The resulting averaged model predicts the low-frequency behavior of the system, while neglecting the high-frequency switching harmonics. In the SEPIC example, by use of the usual small-ripple approximation, the average values of the switch network terminal waveforms of Fig. 14.3 can be expressed in terms of the independent inputs and the state variables as follows:

$$\langle v_1(t) \rangle_{T_s} = d'(t) (\langle v_{C1}(t) \rangle_{T_s} + \langle v_{C2}(t) \rangle_{T_s}) \quad (14.1)$$

$$\langle i_1(t) \rangle_{T_s} = d(t) (\langle i_{L1}(t) \rangle_{T_s} + \langle i_{L2}(t) \rangle_{T_s}) \quad (14.2)$$

$$\langle v_2(t) \rangle_{T_s} = d(t) (\langle v_{C1}(t) \rangle_{T_s} + \langle v_{C2}(t) \rangle_{T_s}) \quad (14.3)$$

$$\langle i_2(t) \rangle_{T_s} = d'(t) (\langle i_{L1}(t) \rangle_{T_s} + \langle i_{L2}(t) \rangle_{T_s}) \quad (14.4)$$

We have selected $\langle i_1(t) \rangle_{T_s}$ and $\langle v_2(t) \rangle_{T_s}$ as the independent inputs of the averaged switch network. The dependent outputs of the averaged switch network are then $\langle i_2(t) \rangle_{T_s}$ and $\langle v_1(t) \rangle_{T_s}$. The next step is to express, if possible, the switch network dependent outputs $\langle i_2(t) \rangle_{T_s}$ and $\langle v_1(t) \rangle_{T_s}$ as




Fig. 14.4 Derivation of the averaged switch model for the CCM SEPIC: (a) switch network; (b) switch network where the switches are replaced with dependent sources whose waveforms match the switch terminal dependent waveforms; (c) large-signal, nonlinear averaged switch model obtained by averaging the switch network terminal waveforms in (b); (d) dc and ac small-signal averaged switch model

functions *solely* of the switch network independent inputs $\langle i_1(t) \rangle_{T_s}$, $\langle v_2(t) \rangle_{T_s}$, and the control input $d(t)$. In this step, the averaged switch outputs should not be written as functions of other converter signals such as $\langle v_g(t) \rangle_{T_s}$, $\langle v_{C1}(t) \rangle_{T_s}$, $\langle v_{C2}(t) \rangle_{T_s}$, $\langle i_{L1}(t) \rangle_{T_s}$, $\langle i_{L2}(t) \rangle_{T_s}$, etc.

We can use Eqs. (14.2) and (14.3) to write

$$\langle i_{L1}(t) \rangle_{T_s} + \langle i_{L2}(t) \rangle_{T_s} = \frac{\langle i_1(t) \rangle_{T_s}}{d(t)} \quad (14.5)$$

$$\langle v_{C1}(t) \rangle_{T_s} + \langle v_{C2}(t) \rangle_{T_s} = \frac{\langle v_2(t) \rangle_{T_s}}{d(t)} \quad (14.6)$$

Substitution of these expressions into Eqs. (14.1) and (14.4) leads to

$$\langle v_1(t) \rangle_{T_s} = \frac{d'(t)}{d(t)} \langle v_2(t) \rangle_{T_s} \quad (14.7)$$

$$\langle i_2(t) \rangle_{T_s} = \frac{d'(t)}{d(t)} \langle i_1(t) \rangle_{T_s} \quad (14.8)$$

The averaged equivalent circuit for the switch network, that corresponds to Eqs. (14.7) and (14.8), is illustrated in Fig. 14.4c. Upon completing the averaging step, the switching harmonics have been removed from all converter waveforms, leaving only the dc and low-frequency ac components. This large-signal, nonlinear, time-invariant model is valid for frequencies sufficiently less than the switching frequency. Averaging the waveforms of Fig. 14.3 modifies only the switch network; the remainder of the converter circuit is unchanged. Therefore, the averaged circuit model of the converter is obtained simply by replacing the switch network with the averaged switch model. The switch network of Fig. 14.4a can be identified in any two-switch converter, such as the buck, boost, buck-boost, SEPIC, or Ćuk. If the converter operates in continuous conduction mode, the derivation of the averaged switch model follows the same steps, and the result shown in Fig. 14.4c is the same for all of these converter topologies. This means that the model of Fig. 14.4c can be used as a general large-signal averaged switch model for all two-switch converters operating in CCM.

14.1.3 Perturbation and Linearization

The model of Fig. 14.4c is nonlinear, because the dependent generators given by Eqs. (14.7) and (14.8) are nonlinear functions of $d(t)$, $\langle i_2(t) \rangle_{T_s}$, and $\langle v_1(t) \rangle_{T_s}$. To construct a small-signal ac model, we perturb and linearize Eqs. (14.7) and (14.8) in the usual fashion. Let

$$\begin{aligned} d(t) &= D + \hat{d}(t) \\ \langle v_1(t) \rangle_{T_s} &= V_1 + \hat{v}_1(t) \\ \langle i_1(t) \rangle_{T_s} &= I_1 + \hat{i}_1(t) \\ \langle v_2(t) \rangle_{T_s} &= V_2 + \hat{v}_2(t) \\ \langle i_2(t) \rangle_{T_s} &= I_2 + \hat{i}_2(t) \end{aligned} \quad (14.9)$$

With these substitutions, Eq. (14.7) becomes

$$(D + \hat{d})(V_1 + \hat{v}_1) = (D' - \hat{d})(V_2 + \hat{v}_2) \quad (14.10)$$

Fig. 14.5 Linearization of the dependent voltage source





Fig. 14.6 Linearization of the dependent current source



It is desired to solve for the dependent quantity $V_1 + \hat{v}_1$. Equation (14.10) can be manipulated as follows:

$$D(V_1 + \hat{v}_1) = D'(V_2 + \hat{v}_2) - \hat{d}(V_1 + V_2) - \hat{d}\hat{v}_1 - \hat{d}\hat{v}_2 \quad (14.11)$$

The terms $\hat{d}(t)\hat{v}_1(t)$ and $\hat{d}(t)\hat{v}_2(t)$ are nonlinear, and are small in magnitude provided that the ac variations are much smaller than the quiescent values [as in Eq. (7.33)]. When the small-signal assumption is satisfied, these terms can be neglected. Upon eliminating the nonlinear terms and solving for the switch network dependent output $V_1 + \hat{v}_1$, we obtain

$$\begin{aligned} (V_1 + \hat{v}_1) &= \frac{D'}{D}(V_2 + \hat{v}_2) - \hat{d}\left(\frac{V_1 + V_2}{D}\right) \\ &= \frac{D'}{D}(V_2 + \hat{v}_2) - \hat{d}\left(\frac{V_1}{DD'}\right) \end{aligned} \quad (14.12)$$

The term $(V_1/DD')\hat{d}(t)$ is driven by the control input \hat{d}_2 and hence can be represented by an independent voltage source as in Fig. 14.5. The term $(D'/D)(V_2 + \hat{v}_2(t))$ is equal to the constant value (D'/D) multiplied by the port 2 independent voltage $(V_2 + \hat{v}_2(t))$. This term is represented by a dependent voltage source in Fig. 14.5. This dependent source will become the primary winding of an ideal transformer.

In a similar manner, substitution of the relationships (14.9) into Eq. (14.8) leads to:

$$(D + \hat{d})(I_2 + \hat{i}_2) = (D' - \hat{d})(I_1 + \hat{i}_1) \quad (14.13)$$

The terms $\hat{i}_1(t)\hat{d}(t)$ and $\hat{i}_2(t)\hat{d}(t)$ are nonlinear, and can be neglected when the small-signal assumption is satisfied. Elimination of the nonlinear terms, and solution for $I_2 + \hat{i}_2$, yields

$$\begin{aligned} (I_2 + \hat{i}_2) &= \frac{D'}{D}(I_1 + \hat{i}_1) - \hat{d}\left(\frac{I_1 + I_2}{D}\right) \\ &= \frac{D'}{D}(I_1 + \hat{i}_1) - \hat{d}\left(\frac{I_2}{DD'}\right) \end{aligned} \quad (14.14)$$




Fig. 14.7 A dc and small-signal ac averaged circuit model of the CCM SEPIC

The term $(I_2/DD')\hat{d}(t)$ is driven by the control input $\hat{d}(t)$, and is represented by an independent current source in Fig. 14.6. The term $(D'/D)(I_1 + \hat{i}_1(t))$ is dependent on the port 1 current $(I_1 + \hat{i}_1(t))$. This term is modeled by a dependent current source in Fig. 14.6; this source will become the secondary winding of an ideal transformer. Equations (14.12) and (14.14) describe the averaged switch network model of Fig. 14.4d. Note that the model contains both dc and small-signal ac terms: one equivalent circuit is used for both the dc and the small-signal ac models. The transformer symbol contains both a solid line indicating that it is an ideal transformer capable of passing dc voltages and currents, and a sinusoidal line which indicates that small-signal ac variations are modeled. The averaged switch model of Fig. 14.4d reveals that the switch network performs the functions of: (i) transformation of dc and small-signal ac voltage and current levels according to the $D':D$ conversion ratio and (ii) introduction of ac voltage and current variations into the converter circuit, driven by the control input $d(t)$. When this model is inserted into Fig. 14.2, the dc and small-signal ac SEPIC model of Fig. 14.7 is obtained. This model can now be solved to determine the steady-state voltages and currents as well as the small-signal converter transfer functions.

The reference directions of the switch network waveforms in Figs. 14.2 and 14.3 are defined such that these waveforms are positive or zero for this example. The dc components of the averaged waveforms of Figs. 14.4 and 14.7 lead to average power flowing into port 1 of the switch network, and flowing out of port 2. Since no losses are modeled, the averaged switch network is lossless (for $\hat{d} = 0$), and the port 1 input power is equal to the port 2 output power, with voltages and currents transformed by the switch network conversion ratio D/D' .

In summary, the circuit averaging method involves replacing the switch network with equivalent voltage and current sources, such that a time-invariant network is obtained. The converter waveforms are then averaged over one switching period to remove the switching harmonics. The large-signal model is perturbed and linearized about a quiescent operating point, to obtain a dc and a small-signal averaged switch model. Replacement of the switch network with the averaged switch model yields a complete averaged circuit model of the converter.

14.1.4 Indirect Power

The averaged switch models of Figs. 14.1, 14.4d, and 14.7 contain a dc transformer that transfers average power from input port 1 to output port 2 of the switch network. Yet, in the original circuits of Figs. 14.4a and 14.2, there is no direct connection between the transistor port 1 and the diode port 2. What is the physical mechanism in the circuit that leads to transmission of average power between ports 1 and 2? The existence and operation of such a mechanism are key to the validity and justification of the averaged switch model.

Let us examine in more detail the power flowing into port 1 of the switch network, as defined by the port 1 voltage $v_1(t)$ and current $i_1(t)$ waveforms of Fig. 14.3. The instantaneous power flowing into port 1 can be expressed as:

$$p_1(t) = v_1(t)i_1(t) \quad (14.15)$$

We can express the instantaneous voltage $v_1(t)$ and current $i_1(t)$ in terms of their dc (average) components and high-frequency ac (switching) components as follows:

$$\begin{aligned} v_1(t) &= \langle v_1(t) \rangle_{T_s} + \tilde{v}_1(t) \\ i_1(t) &= \langle i_1(t) \rangle_{T_s} + \tilde{i}_1(t) \end{aligned} \quad (14.16)$$

where $\tilde{v}_1(t)$ and $\tilde{i}_1(t)$ are the high-frequency switching components of $v_1(t)$ and $i_1(t)$, respectively. By definition, these quantities are purely ac and have zero average:

$$\begin{aligned} \langle \tilde{v}_1(t) \rangle_{T_s} &= 0 \\ \langle \tilde{i}_1(t) \rangle_{T_s} &= 0 \end{aligned} \quad (14.17)$$

The dc or low-frequency components of $v_1(t)$ and $i_1(t)$ are $\langle v_1(t) \rangle_{T_s}$ and $\langle i_1(t) \rangle_{T_s}$, averaged according to Eq. (7.3) as usual. We can express the port 1 instantaneous power as

$$\begin{aligned} p_1(t) &= (\langle v_1 \rangle_{T_s} + \tilde{v}_1(t))(\langle i_1 \rangle_{T_s} + \tilde{i}_1(t)) \\ &= \langle v_1 \rangle_{T_s} \langle i_1 \rangle_{T_s} + \langle v_1 \rangle_{T_s} \tilde{i}_1(t) + \langle i_1 \rangle_{T_s} \tilde{v}_1(t) + \tilde{v}_1(t) \tilde{i}_1(t) \end{aligned} \quad (14.18)$$

The net energy flowing into port 1 over one switching period is

$$P_1 = \langle p_1(t) \rangle_{T_s} \quad (14.19)$$

In this discussion, we do not model losses and consider the transistor as an ideal switch. With this ideal switch assumption, the average port 1 power is zero:

$$P_1 = \langle p_1(t) \rangle_{T_s} = 0 \quad (14.20)$$

Now substitute Eq. (14.18) into Eq. (14.20). Equation (14.17) implies that the cross-product terms $\langle v_1 \rangle_{T_s} \tilde{i}_1(t)$ and $\langle i_1 \rangle_{T_s} \tilde{v}_1(t)$ have zero average. Hence we obtain

$$0 = \langle v_1 \rangle_{T_s} \langle i_1 \rangle_{T_s} + \langle \tilde{v}_1(t) \tilde{i}_1(t) \rangle_{T_s} \quad (14.21)$$




Fig. 14.8 Circuit modeling only the switching-frequency components of the converter waveforms

This can be rearranged as

$$\langle v_1 \rangle_{T_s} \langle i_1 \rangle_{T_s} = -\langle \tilde{v}_1(t) \tilde{i}_1(t) \rangle_{T_s} \quad (14.22)$$

The quantity $\langle v_1 \rangle_{T_s} \langle i_1 \rangle_{T_s}$ is the dc power flowing into the switch network port 1 of the averaged model. Equation (14.22) shows that the transistor operating as an ideal switch converts this into ac average power $\langle \tilde{v}_1(t) \tilde{i}_1(t) \rangle_{T_s}$ that flows out of port 1. This ac average power is transmitted at the switching frequency and its harmonics (see Sect. 20.1 for a detailed explanation of average power in nonsinusoidal systems). The transistor behaves as an inverter, converting dc power into ac power at the switching frequency. This ac power is called *indirect power* [9, 109].

The ac components $\tilde{v}_1(t)$ and $\tilde{i}_1(t)$ are not included in the averaged model, and hence the averaged model is unable to represent how the ac power flows through the converter. We could sketch a circuit that models the high-frequency components of the converter waveforms, such as $\tilde{v}_1(t)$, $\tilde{i}_1(t)$, etc. Figure 14.8 is obtained from Fig. 14.2 by the dc (average) components of the converter waveforms to zero; the remaining signals of the circuit occur at the switching frequency and its harmonics. It is assumed that $v_g(t)$ contains only dc, so the input voltage source is set to zero. As noted above, port 1 of the switch network becomes a source of switching harmonics and ac power.

Figure 14.9 illustrates the waveforms $\tilde{v}_1(t)$, $\tilde{i}_1(t)$, $\tilde{v}_2(t)$, and $\tilde{i}_2(t)$, for operation in continuous conduction mode with small ripple in the inductor currents and capacitor voltages. Under these conditions, the inductors behave nearly as open circuits at the switching frequency, and the capacitors behave nearly as short circuits. In consequence, the indirect power flows out of port 1, through capacitor C_1 , and into port 2.

We can write the equations of the instantaneous and average power in port 2 of the switch network in a similar manner. The instantaneous power flowing out of port 2 is

$$p_2(t) = v_2(t) i_2(t) \quad (14.23)$$




Fig. 14.9 Switching-frequency components of the switch network waveforms, SEPIC example

The reference polarities of $v_2(t)$ and $i_2(t)$ have been chosen such that both of these waveforms are positive. In consequence, positive $p_2(t)$ represents generated power that flows out of switch network port 2. The instantaneous voltage $v_2(t)$ and current $i_2(t)$ are expressed in terms of their dc (average) components and high-frequency ac (switching) components as follows:

$$\begin{aligned} v_2(t) &= \langle v_2 \rangle_{T_s} + \tilde{v}_2(t) \\ i_2(t) &= \langle i_2 \rangle_{T_s} + \tilde{i}_2(t) \end{aligned} \quad (14.24)$$

By definition, $\tilde{v}_2(t)$ and $\tilde{i}_2(t)$ are purely ac and have zero average:

$$\begin{aligned} \langle \tilde{v}_2(t) \rangle_{T_s} &= 0 \\ \langle \tilde{i}_2(t) \rangle_{T_s} &= 0 \end{aligned} \quad (14.25)$$

The port 2 instantaneous power is

$$\begin{aligned} p_2(t) &= (\langle v_2 \rangle_{T_s} + \tilde{v}_2(t))(\langle i_2 \rangle_{T_s} + \tilde{i}_2(t)) \\ &= \langle v_2 \rangle_{T_s} \langle i_2 \rangle_{T_s} + \langle v_2 \rangle_{T_s} \tilde{i}_2(t) + \langle i_2 \rangle_{T_s} \tilde{v}_2(t) + \tilde{v}_2(t) \tilde{i}_2(t) \end{aligned} \quad (14.26)$$

The net energy flowing out of port 2 over one switching period is

$$P_2 = \langle p_2(t) \rangle_{T_s} \quad (14.27)$$

Again, we do not model losses and consider the diode as an ideal switch. With this ideal switch assumption, the average port 2 power is zero:

$$P_2 = \langle p_2(t) \rangle_{T_s} = 0 \quad (14.28)$$

Now substitute Eq. (14.26) into Eq. (14.28). Equation (14.25) implies that the cross-product terms $\langle v_2 \rangle_{T_s} \tilde{i}_2(t)$ and $\langle i_2 \rangle_{T_s} \tilde{v}_2(t)$ have zero average. Hence we obtain

$$0 = \langle v_2 \rangle_{T_s} \langle i_2 \rangle_{T_s} + \langle \tilde{v}_2(t) \tilde{i}_2(t) \rangle_{T_s} \quad (14.29)$$

This can be rearranged as

$$\langle v_2 \rangle_{T_s} \langle i_2 \rangle_{T_s} = -\langle \tilde{v}_2(t) \tilde{i}_2(t) \rangle_{T_s} \quad (14.30)$$

So port 2 behaves as a rectifier that converts the ac indirect power flowing into port 2 (from the remainder of the converter) into dc power. This dc power flows out of port 2, and is the port 2 power of the averaged model.

Thus, dc power flows into port 1 of the switch network. The switching transistor performs the function of inversion, converting the dc power into ac indirect power that flows out of switch network port 1 and through the remainder of the converter circuit including its reactive elements. This ac indirect power then flows into port 2 of the switch network, where the switching diode performs the function of rectification to convert the indirect power back to dc. This dc power constitutes the port 2 power of the averaged switch model.

It can be observed that the process of average switch modeling requires assumptions to be made about the time-invariant network and the waveforms of its reactive elements, which are then employed in modeling the switch network itself. The derivation summarized in Fig. 14.4 relies on these assumptions. For example, when the inductor current or capacitor voltage ripple is large, then the switch network models of Figs. 14.4c,d are not valid averaged representations of the switch network of Fig. 14.4a. Additional analysis is required, that accounts for how the reactive elements respond to the operation of the switch network, and how the ac indirect power propagates out of the switch network port 1, through the converter reactive elements, and into the switch network port 2. Averaged switch models for the discontinuous conduction mode are developed in Chap. 15, and for resonant switch converters in Chap. 23.

In converters that include a dc path between the converter input V_g and output V terminals for at least one subinterval, the indirect power can be smaller than the converter input power. The remaining power is called *direct power*; the direct power flows from the converter input to the output without the intermediate steps of high-frequency inversion and rectification. The buck and boost converters exhibit direct power flow, while the buck-boost, SEPIC, Ćuk, and all transformer-isolated converters do not. In general, we expect the indirect power conversion path to incur higher loss than direct conversion: direct power is subject only to dc conduction losses, while indirect power conversion incurs dc conduction losses as well as magnetics ac losses and semiconductor switching loss. Hence, converters that operate with a lower fraction of indirect power conversion can be expected to exhibit higher efficiency.

14.2 Additional Configurations of Switch Networks

The switch network of Fig. 14.4a can be identified in all two-switch converters, including buck, boost, SEPIC, Ćuk, etc. As illustrated in Fig. 14.10, a complete averaged circuit model of the converter can be constructed simply by replacing the switch network with the averaged switch model. For example, Fig. 14.11 shows an averaged circuit model of the boost converter obtained by identifying the switch network of Fig. 14.4a and replacing the switch network with the model of Fig. 14.4d.




Fig. 14.10 Construction of an averaged circuit model for a two-switch converter operating in CCM: (a) the converter circuit with the general two-switch network identified; (b) dc and ac small-signal averaged circuit model obtained by replacing the switch network with the averaged model

So far, we have described derivation of the averaged switch model for the general two-switch network where the ports of the switch network coincide with the switch ports. No connections are assumed between the switches within the switch network itself. As a result, this switch network and its averaged model can be used to easily construct averaged circuit models of many two-switch converters, as illustrated in Fig. 14.10. It is important to note, however, that




Fig. 14.11 Construction of an averaged circuit model for an ideal boost converter example: converter circuit with the switch network of Fig. 14.4a identified; (b) a dc and small-signal ac averaged circuit model obtained by replacing the switch network with the model of Fig. 14.4d

the definition of the switch network ports is not unique. Different definitions of the switch network lead to equivalent, but not identical, averaged switch models. The alternative forms of the averaged switch model may result in simpler circuit models, or models that provide better physical insight. Two alternative averaged switch models, better suited for analyses of boost and buck converters, are described in this section.

Consider the ideal boost converter of Fig. 14.12a. The switch network contains the transistor and the diode, as in Fig. 14.11a, but the switch network ports are defined differently. Let us proceed with the derivation of the corresponding averaged switch model. The switch network terminal waveforms are shown in Fig. 14.12b. Since $i_1(t)$ and $v_2(t)$ coincide with the converter inductor current and capacitor voltage, it is convenient to choose these waveforms as the independent inputs to the switch network. The steps in the derivation of the averaged switch model are illustrated in Fig. 14.13.

First, we replace the switch network with dependent voltage and current generators as illustrated in Fig. 14.13b. The voltage generator $v_1(t)$ models the dependent voltage waveform at the input port of the switch network, i.e., the transistor voltage. As illustrated in Fig. 14.12b, $v_1(t)$ is zero when the transistor conducts, and is equal to $v_2(t)$ when the diode conducts:

$$v_1(t) = \begin{cases} 0, & 0 < t < dT_s \\ v_2(t), & dT_s < t < T_s \end{cases} \quad (14.31)$$

When $v_1(t)$ is defined in this manner, the inductor voltage waveform is unchanged. Likewise, $i_2(t)$ models the dependent current waveform at port 2 of the network, i.e., the diode current. As illustrated in Fig. 14.12b, $i_2(t)$ is equal to zero when the transistor conducts, and is equal to $i_1(t)$ when the diode conducts:




Fig. 14.12 An ideal boost converter example: (a) converter circuit showing another possible definition of the switch network; (b) terminal waveforms of the switch network

$$i_2(t) = \begin{cases} 0, & 0 < t < dT_s \\ i_1(t), & dT_s < t < T_s \end{cases} \quad (14.32)$$

With $i_2(t)$ defined in this manner, the capacitor current waveform is unchanged. Therefore, the original converter circuit shown in Fig. 14.12a and the circuit obtained by replacing the switch network of Fig. 14.13a with the switch network of Fig. 14.13b are electrically identical. So far, no approximations have been made. Next, we remove the switching harmonics by averaging all signals over one switching period, as in Eq. (7.3). The results are

$$\begin{aligned} \langle v_1(t) \rangle_{T_s} &= d'(t) \langle v_2(t) \rangle_{T_s} \\ \langle i_2(t) \rangle_{T_s} &= d'(t) \langle i_1(t) \rangle_{T_s} \end{aligned} \quad (14.33)$$

Here we have assumed that the switching ripples of the inductor current and capacitor voltage are small, or at least linear functions of time. The averaged switch model of Fig. 14.13c is now obtained. This is a large-signal, nonlinear model, which can replace the switch network in the original converter circuit, for construction of a large-signal nonlinear circuit model of the converter. The switching harmonics have been removed from all converter waveforms, leaving only the dc and low-frequency ac components.




Fig. 14.13 Derivation of the averaged switch model for the CCM boost of Fig. 14.12: (a) switch network; (b) switch network where the switches are replaced with dependent sources whose waveforms match the switch terminal dependent waveforms; (c) large-signal, nonlinear averaged switch model obtained by averaging the switch network terminal waveforms in (b); (d) dc and ac small-signal averaged switch network model

The model can be linearized by perturbing and linearizing the converter waveforms about a quiescent operating point, in the usual manner. Let

$$\begin{aligned}\langle v_g(t) \rangle_{T_s} &= V_g + \hat{v}_g(t) \\ d(t) = D + \hat{d}(t) \Rightarrow d'(t) &= D' - \hat{d}(t) \\ \langle i(t) \rangle_{T_s} = \langle i_1(t) \rangle_{T_s} &= I + \hat{i}(t) \\ \langle v(t) \rangle_{T_s} = \langle v_2(t) \rangle_{T_s} &= V + \hat{v}(t) \\ \langle v_1(t) \rangle_{T_s} &= V_1 + \hat{v}_1(t) \\ \langle i_2(t) \rangle_{T_s} &= I_2 + \hat{i}_2(t)\end{aligned}\tag{14.34}$$

The nonlinear voltage generator at port 1 of the averaged switch network has value

$$(D' - \hat{d}(t))(V + \hat{v}(t)) = D'(V + \hat{v}(t)) - V\hat{d}(t) - \hat{v}(t)\hat{d}(t)\tag{14.35}$$

The term $\hat{v}(t)\hat{d}(t)$ is nonlinear, and is small in magnitude provided that the ac variations are much smaller than the quiescent values [as in Eq. (7.33)]. When the small-signal assumption is satisfied, this term can be neglected. The term $V\hat{d}(t)$ is driven by the control input, and hence can be represented by an independent voltage source. The term $D'(V + \hat{v}(t))$ is equal to the constant value D' multiplied by the output voltage ($V + \hat{v}(t)$). This term is dependent on the output capacitor voltage; it is represented by a dependent voltage source. This dependent source will become the primary winding of an ideal transformer.

The nonlinear current generator at the port 2 of the averaged switch network is treated in a similar manner. Its current is

$$(D' - \hat{d}(t))(I + \hat{i}(t)) = D'(I + \hat{i}(t)) - I\hat{d}(t) - \hat{i}(t)\hat{d}(t)\tag{14.36}$$

The term $\hat{i}(t)\hat{d}(t)$ is nonlinear, and can be neglected provided that the small-signal assumption is satisfied.

The term $I\hat{d}(t)$ is driven by the control input $\hat{d}(t)$, and is represented by an independent current source. The term $D'(I + \hat{i}(t))$ is dependent on the inductor current ($I + \hat{i}(t)$). This term is modeled by a dependent current source; this source will become the secondary winding of an ideal transformer.

Upon elimination of the nonlinear terms, and replacement of the dependent generators with an ideal $D':1$ transformer, the combined dc and small-signal ac averaged switch model of Fig. 14.13d is obtained. Figure 14.14 shows the complete averaged circuit model of the boost converter.

It is interesting to compare the models of Figs. 14.11b and 14.14. The two averaged circuit models of the boost converter are equivalent—they result in the same steady-state solution, and the same converter transfer functions. However, since both ports of the switch network in Fig. 14.12a share the same reference ground, the resulting averaged circuit model in Fig. 14.14 is easier to solve, and gives better physical insight into steady-state operation and dynamics of the boost converter. The circuit model of Fig. 14.14 reveals that the switch network performs the functions of: (i) transformation of dc and small-signal ac voltage and current levels according to the $D':1$ conversion ratio and (ii) introduction of ac voltage and current variations into the converter circuit, driven by the control input $d(t)$. The model of Fig. 14.14 obtained using the circuit averaging approach is identical to the model of Fig. 7.18b obtained using the basic ac modeling technique of Sect. 7.2.




Fig. 14.14 Dc and small-signal ac averaged circuit model of the boost converter




Fig. 14.15 Buck converter example: (a) converter circuit, (b) switch waveforms

Next, we consider the CCM buck converter of Fig. 14.15, where the switch network ports are defined to share a common ground terminal. The derivation of the corresponding averaged switch model follows the same steps as in the SEPIC and the boost examples. Let us select $v_1(t)$ and $i_2(t)$ as the independent terminal variables of the two-port switch network, since these quantities coincide with the applied converter input voltage $v_g(t)$ and the inductor current $i(t)$,




Fig. 14.16 Averaged switch modeling, buck converter example: (a) dc and small-signal ac averaged switch model; (b) Averaged circuit model of the buck converter obtained by replacement of the switch network by the averaged switch model

respectively. We then need to express the averaged dependent terminal waveforms $\langle i_1(t) \rangle_{T_s}$ and $\langle v_2(t) \rangle_{T_s}$ as functions of the control input $d(t)$ and of $\langle v_1(t) \rangle_{T_s}$ and $\langle i_2(t) \rangle_{T_s}$. Upon averaging the waveforms of Fig. 14.15b, one obtains

$$\begin{aligned}\langle i_1(t) \rangle_{T_s} &= d(t) \langle i_2(t) \rangle_{T_s} \\ \langle v_2(t) \rangle_{T_s} &= d(t) \langle v_1(t) \rangle_{T_s}\end{aligned}\quad (14.37)$$

Perturbation and linearization of Eq. (14.37) then leads to

$$\begin{aligned}I_1 + \hat{i}_1(t) &= D(I_2 + \hat{i}_2(t)) + I_2 \hat{d}(t) \\ V_2 + \hat{v}_2(t) &= D(V_1 + \hat{v}_1(t)) + V_1 \hat{d}(t)\end{aligned}\quad (14.38)$$

An equivalent circuit corresponding to Eq. (14.38) is illustrated in Fig. 14.16a. Replacement of the switch network in Fig. 14.15a with the averaged switch model of Fig. 14.16a leads to the converter averaged circuit model of Fig. 14.16b. The circuit model of Fig. 14.16b reveals that the switch network performs the functions of: (i) transformation of dc and small-signal ac voltage and current levels according to the $1:D$ conversion ratio and (ii) introduction of ac voltage and current variations into the converter circuit, driven by the control input $d(t)$. The model is easy to solve for both dc conversion ratio and small-signal frequency responses. It is identical to the model shown in Fig. 7.18a.

The three basic switch networks—the buck switch network, the boost switch network, and the general two-switch network—together with the corresponding averaged switch models are shown in Fig. 14.17.




Fig. 14.17 Three basic switch networks, and their CCM dc and small-signal ac averaged switch models: (a) the buck switch network, (b) the boost switch network, and (c) the general two-switch network

14.3 Simulation of Averaged Circuit Models

Computer simulation can be a powerful tool in the engineering design process. Starting from design specifications, an initial design typically includes selection of system and circuit configurations, as well as component types and values. In this process, component and system models are constructed based on vendor-supplied data, and by applications of analysis and modeling techniques. These models, validated by experimental data whenever possible, are the basis upon which the designer can choose parameter values and verify the achieved performance against the design specifications. One must take into account the fact that actual parameter values will not match their nominal values because of inevitable production tolerances, changes in environmental conditions (such as temperature), and aging. In the design verification step, worst-case analysis (or other reliability and production yield analysis) is performed to judge whether the specifications are met under all conditions, i.e., for expected ranges of component parameter values. Computer simulation is very well suited for this task: using reliable models and appropriate simulation setups, the system performance can be tested for various sets of component

parameter values. One can then perform design iterations until the worst-case behavior meets specifications, or until the system reliability and production yield are acceptably high.

In the design verification of power electronic systems by simulation, it is often necessary to use component and system models of various levels of complexity:

1. *Detailed, complex models that attempt to accurately represent physical behavior of devices.* Such models are necessary for tasks that involve finding switching times, details of switching transitions and switching loss mechanisms, or instantaneous voltage and current stresses. Component vendors often provide libraries of such device models. To complete a detailed circuit model, one must also carefully examine effects of packaging and board interconnects. With fast switching power semiconductors, simulation time steps of a few nanoseconds or less may be required, especially during on/off switching transitions. Because of the complexity of detailed device models, and the fine time resolution, the simulation tasks can be time consuming. In practice, time-domain simulations using detailed device models are usually performed on selected parts of the system, and over relatively short time intervals. Tools available to perform transient simulations of switched-mode power converter using detailed device models include variants of SPICE [110] such as LTspice and PSpice.
2. *Simplified device models.* Since an on/off switching transition usually takes a small fraction of a switching cycle, the basic operation of switching power converters can be explained using simplified, idealized device models. For example, a MOSFET can be modeled as a switch with a small (ideally zero) on-resistance R_{on} when on, and a very large off-resistance (ideally an open circuit) when off. Such simplified models yield physical insight into the basic operation of switching power converters, and provide the starting point for developments of analytical models described throughout this book. Simplified device models are also useful for time-domain simulations aimed at verifying converter and controller operation, switching ripples, current and voltage stresses, and responses to load or input transients. Since device models are simple, and details of switching transitions are ignored, tasks that require simulations over many switching cycles can be completed efficiently using circuit simulators. Various approaches have been developed to support fast transient simulation of switching power converters based on idealized, piecewise-linear device models [111–117], or a combination of piecewise-linear and nonlinear models [118]. Simulation tools based on piecewise-linear device models include PLECS and SIMPLIS.
3. *Averaged converter models.* Averaged models that are well suited for prediction of converter steady-state and dynamic responses are discussed throughout this book. These models are essential design tools because they provide physical insight and lead to analytical results that can be used in the design process to select component parameter values for a given set of specifications. In the design verification step, simulations of averaged converter models can be performed to test for losses and efficiency, steady-state voltages and currents, stability, and large-signal transient responses. Since switching transitions and ripples are removed by averaging, simulations over long time intervals and over many sets of parameter values can be completed efficiently. As a result, averaged models are also well suited for simulations of large electronic systems that include switching converters. Furthermore, since large-signal averaged models are nonlinear, but time-invariant, small-signal ac simulations can be used to generate various frequency responses of interest. Selected references on averaged converter modeling for simulation include [119–129].

Based on the material presented in Sect. 14.1, averaged switch models for computer simulation of converters operating in continuous conduction mode are described in this section. It is

assumed that the reader is familiar with basics of SPICE circuit simulations. SPICE subcircuit netlists are included to help explain details of model implementation and simulation analysis options. Usually, instead of writing netlists, the user would enter circuit diagrams and analysis options from a front-end schematic capture tool.

14.3.1 Simulation Model of the Ideal CCM Averaged Switch Network

The central idea of the *averaged switch modeling* described in Sect. 14.1 is to identify a switch network in the converter, and then to find an averaged circuit model. The resulting averaged switch model can then be inserted into the converter circuit to obtain a complete model of the converter. An important feature of the averaged switch modeling approach is that the same model can be used in many different converter configurations; it is not necessary to rederive an averaged equivalent circuit for each particular converter. This feature is also very convenient for construction of averaged circuit models for simulation. A general-purpose subcircuit represents a large-signal nonlinear averaged switch model. The converter averaged circuit for simulation is then obtained by replacing the switch network with this subcircuit. Based on the discussion in Sect. 14.1, subcircuits that represent CCM averaged switch models are described in this section.

The large-signal averaged switch model for the general two-switch network of Fig. 14.4a is shown in Fig. 14.4c. A SPICE subcircuit implementation of this model is shown in Fig. 14.18. The subcircuit has five nodes. The transistor port of the averaged switch network is connected between the nodes 1 and 2, while the diode port is comprised of nodes 3 and 4. The duty ratio $d = v(5)$ is the control input to the subcircuit at the node 5. The quantity $v(5)$ is a voltage that is equal to the duty cycle, and that lies in the range zero to one volt. Figure 14.18c shows the netlist of the subcircuit. The netlist consists of only four lines of code and several comment lines (the lines starting with *). The .subckt line defines the name (CCM1) of the subcircuit and the interface nodes. The value of the controlled voltage source E_t , which models the transistor port of the averaged switch network, is written according to Eq. (14.7):

$$\langle v_1(t) \rangle_{T_s} = \frac{d'(t)}{d(t)} \langle v_2(t) \rangle_{T_s} \quad (14.39)$$

Note that $v(3, 4)$ in the subcircuit of Fig. 14.18 is equal to the switch network independent input $\langle v_2(t) \rangle_{T_s}$. Also, $d(t) = v(5)$, and $d'(t) = 1 - d(t) = 1 - v(5)$. The value of the controlled current source G_d , which models the diode port, is computed according to Eq. (14.8):

$$\langle i_2(t) \rangle_{T_s} = \frac{d'(t)}{d(t)} \langle i_1(t) \rangle_{T_s} \quad (14.40)$$

The switch network independent input $\langle i_1(t) \rangle_{T_s}$ equals the current $i(E_t)$ through the controlled voltage source E_t . The .ends line completes the subcircuit netlist.

An advantage of the subcircuit CCM1 of Fig. 14.18 is that it can be used to construct an averaged circuit model for simulation of any two-switch PWM converter operating in continuous conduction mode, subject to the assumptions that the switches can be considered ideal, and that the converter does not include a step-up or step-down transformer. The subcircuit can be further refined to remove these limitations. In converters with an isolation transformer, the right-hand side of Eqs. (14.39) and (14.40) should be divided by the transformer turns ratio.

A disadvantage of the model in Fig. 14.18 is that Eqs.(14.39) and (14.40) have a discontinuity at duty cycle equal to zero. In applications of the subcircuit, it is necessary to restrict the duty-cycle to the range $0 < D_{min} \leq d \leq 1$.




Fig. 14.18 Averaged switch model CCM1: (a) the general two-switch network; (b) symbol for the averaged switch subcircuit model; (c) SPICE netlist of the subcircuit

14.3.2 Averaged Switch Modeling and Simulation of Conduction Losses

An averaged switch model can be refined to include switch conduction losses. Consider again the SEPIC of Fig. 14.2. Suppose that the transistor on-resistance is R_{on} and the diode forward voltage drop V_D are approximately constant. In this example, all other conduction or switching losses are neglected. Our objective is to derive an averaged switch model that includes conduction losses caused by the voltage drops across R_{on} and V_D . Let us define the switch network as in




Fig. 14.19 The switch network terminal voltages $v_1(t)$ and $v_2(t)$ for the case when the transistor on-resistance is R_{on} and the diode forward voltage drop is V_D

Fig. 14.4a. The waveform of the switch network terminal currents are the same as in Fig. 14.3, but the voltage waveform are affected by the voltage drops across R_{on} and V_D as shown in Fig. 14.19. We select $i_1(t)$ and $v_2(t)$ as the switch network independent inputs, as in Sect. 14.1.1. The average values of $v_1(t)$ and $v_2(t)$ can be found as follows:

$$\langle v_1(t) \rangle_{T_s} = d(t)R_{on}(\langle i_{L1}(t) \rangle_{T_s} + \langle i_{L2}(t) \rangle_{T_s}) + d'(t)(\langle v_{C1}(t) \rangle_{T_s} + \langle v_{C2}(t) \rangle_{T_s} + V_D) \quad (14.41)$$

$$\langle v_2(t) \rangle_{T_s} = d(t)(\langle v_{C1}(t) \rangle_{T_s} + \langle v_{C2}(t) \rangle_{T_s} - R_{on}(\langle i_{L1}(t) \rangle_{T_s} + \langle i_{L2}(t) \rangle_{T_s})) + d'(t)(-V_D) \quad (14.42)$$

Next, we proceed to eliminate $\langle i_{L1}(t) \rangle_{T_s}$, $\langle i_{L2}(t) \rangle_{T_s}$, $\langle v_{C1}(t) \rangle_{T_s}$, and $\langle v_{C2}(t) \rangle_{T_s}$, to write the above equations in terms of the averaged independent terminal currents and voltages of the switch network. By combining Eqs. (14.41) and (14.42), we obtain:

$$\langle v_{C1}(t) \rangle_{T_s} + \langle v_{C2}(t) \rangle_{T_s} = \langle v_1(t) \rangle_{T_s} + \langle v_2(t) \rangle_{T_s} \quad (14.43)$$

Since the current waveform are the same as in Fig. 14.3, Eq. (14.5) can be used here:

$$\langle i_{L1}(t) \rangle_{T_s} + \langle i_{L2}(t) \rangle_{T_s} = \frac{\langle i_1(t) \rangle_{T_s}}{d(t)} \quad (14.44)$$

Substitution of Eqs. (14.43) and (14.44) into Eq. (14.41) results in:

$$\langle v_1(t) \rangle_{T_s} = R_{on}\langle i_1(t) \rangle_{T_s} + d'(t)(\langle v_1(t) \rangle_{T_s} + \langle v_2(t) \rangle_{T_s} + V_D) \quad (14.45)$$

Equation (14.45) can be solved for the voltage $\langle v_1(t) \rangle_{T_s}$:

$$\langle v_1(t) \rangle_{T_s} = \frac{R_{on}}{d(t)}\langle i_1(t) \rangle_{T_s} + \frac{d'(t)}{d(t)}(\langle v_2(t) \rangle_{T_s} + V_D) \quad (14.46)$$

The expression for the averaged current $\langle i_2(t) \rangle_{T_s}$ is given by Eq. (14.8) derived in Sect. 14.1.2:

$$\langle i_2(t) \rangle_{T_s} = \frac{d'(t)}{d(t)} \langle i_1(t) \rangle_{T_s} \quad (14.47)$$

Equations (14.46) and (14.47) constitute the averaged terminal relations of the switch network. An equivalent circuit corresponding to these relationships is shown in Fig. 14.20. The generators that depend on the transistor duty cycle $d(t)$ are combined into an ideal transformer with the turns ratio $d'(t):d(t)$. This part of the model is the same as in the averaged switch model derived earlier for the switch network with ideal switches. The elements R_{on}/d and V_D model the conduction losses in the switch network. This is a large-signal, nonlinear model. If desired, this model can be perturbed and linearized in the usual manner, to obtain a small-signal ac switch model.




Fig. 14.20 Large-signal averaged switch model for the general two-switch network of Fig. 14.17c. This model includes conduction losses due to the transistor on-resistance R_{on} and the diode forward voltage drop V_D

14.3.3 Inclusion of Switch Conduction Losses in Simulations

Let us modify the model of Fig. 14.18 to include switch conduction losses. Figure 14.21 shows simple device models that include transistor and diode conduction losses in the general two-switch network of Fig. 14.18a. The transistor is modeled as an ideal switch in series with an on-resistance R_{on} . The diode is modeled as an ideal diode in series with a forward voltage drop V_D and resistance R_D .

Construction of dc equivalent circuits to find dc conversion ratio and efficiency of converters is discussed in Chap. 3. Derivation of an averaged switch model that includes conduction losses arising from R_{on} and V_D is described in Sect. 14.3.2. Following the same averaged switch modeling approach, we can find the following relationships that describe the averaged switch model for the switch network of Fig. 14.21:

$$\langle v_1(t) \rangle_{T_s} = \left(\frac{R_{on}}{d(t)} + \frac{d'(t)R_D}{d^2(t)} \right) \langle i_1(t) \rangle_{T_s} + \frac{d'(t)}{d(t)} (\langle v_2(t) \rangle_{T_s} + V_D) \quad (14.48)$$

$$\langle i_2(t) \rangle_{T_s} = \frac{d'(t)}{d(t)} \langle i_1(t) \rangle_{T_s} \quad (14.49)$$





Fig. 14.21 Switch network model that includes conduction loss elements R_{on} , V_D , and R_D

A subcircuit implementation of the averaged switch model described by Eqs. (14.48) and (14.49) is shown in Fig. 14.22. The subcircuit terminal nodes are the same as in the CCM1 subcircuit: the transistor port is between the nodes 1 and 2; the diode port is between the nodes 3 and 4; the duty ratio $d = v(5)$ is the control input to the subcircuit at the node 5. Two controlled voltage sources in series, E_r and E_t , are used to generate the port 1 (transistor) averaged voltage according to Eq. (14.48). The controlled voltage source E_r models the voltage drop across the equivalent resistance $R_{on}/d(t) + d'(t)R_D/d^2(t)$ in Eq. (14.48). Note that this equivalent resistance is a nonlinear function of the switch duty cycle $d(t)$. The controlled voltage source E_t shows how the port 1 (transistor) averaged voltage depends on the port 2 (diode) averaged voltage. The controlled current source G_d models the averaged diode current according to Eq. (14.49). The subcircuit CCM2 has three parameters (R_{on} , V_D , and R_D) that can be specified when the subcircuit is used in a converter circuit. The default values of the subcircuit parameters, $R_{on} = 0$, $V_D = 0$, and $R_D = 0$, are defined in the .subckt line. These values correspond to the ideal case of no conduction losses.

The model of Fig. 14.22 is based on the simple device models of Fig. 14.21. It is assumed that inductor current ripples are small and that the converter operates in continuous conduction mode. Many practical converters, however, must operate in discontinuous conduction mode at low duty cycles where the diode forward voltage drop is comparable to or larger than the output voltage. In such cases, the model of Fig. 14.21, which includes V_D as a fixed voltage generator, gives incorrect, physically impossible results for polarities of converter voltages and currents, losses, and efficiency.

14.3.4 Example: SEPIC DC Conversion Ratio and Efficiency

Let us consider an example of how the subcircuit CCM2 can be used to generate dc conversion ratio and efficiency curves for a CCM converter. As an example, Figure 14.23 shows a SEPIC averaged circuit model. The converter circuit can be found in Fig. 6.39a, or in Fig. 14.2. To con-



(b)

```
*****
* MODEL: CCM2
* Application: two-switch PWM converters, includes
*           conduction losses due to Ron, VD, RD
* Limitations: CCM only, no transformer
*****
* Parameters:
*   Ron = transistor on-resistance
*   VD = diode forward voltage drop
*   RD = diode on-resistance
*****
* Nodes:
*   1: transistor positive (drain for an n-channel MOS)
*   2: transistor negative (source for an n-channel MOS)
*   3: diode cathode
*   4: diode anode
*   5: duty cycle control input
*****
.subckt CCM2 1 2 3 4 5
+params: Ron=0 VD=0 RD=0
Er 1 1x value={i(Et)*(Ron+(1-v(5))*RD/v(5))/v(5)}
Et 1x 2 value={(1-v(5))*(V(3,4)+VD)/v(5)}
Gd 4 3 value={(1-v(5))*i(Et)/v(5)}
.ends
*****
```

Fig. 14.22 Subcircuit implementation of the CCM averaged switch model that includes conduction losses: (a) circuit symbol; (b) SPICE netlist for the subcircuit

struct the averaged circuit model for simulation, the switch network is replaced by the subcircuit CCM2. In the converter netlist shown in Fig. 14.23, the X_{switch} line shows how the subcircuit is connected to other parts of the converter. The switch duty cycle is set by the voltage source V_c . All other parts of the converter circuit are simply copied to the averaged circuit model. Inductor winding resistances $R_{L1} = 0.5 \Omega$ and $R_{L2} = 0.1 \Omega$ are included to model copper losses of the inductors L_1 and L_2 , respectively. The switch conduction loss parameters are defined by the .param line in the netlist: $R_{on} = 0$, $V_D = 0.8V$, $R_D = 0.05 \Omega$. Notice how these values are passed to the subcircuit CCM2 in the X_{switch} line. In this example, all other losses in the converter are neglected. A dc sweep analysis (see the .dc line in the netlist) is set to vary the dc voltage source V_c from 0.1 V to 1 V, in 0.01 V increments, which corresponds to varying the switch duty cycle over the range from $D = 0.1$ to $D = 1$. The range of duty cycles from zero to 0.1 is not covered because of the model discontinuity problem at $D = 0$ (discussed in Sect. 14.3.1), and because the model predictions for conduction losses at low duty cycles are not valid, as discussed in




Fig. 14.23 SEPIC simulation example: (a) schematic; (b) SPICE netlist

Sect. 14.3.3. The dc sweep analysis is repeated for values of the switch on-resistance in the range from $R_{on} = 0 \Omega$ to $R_{on} = 1 \Omega$ in 0.5 Ω increments (see the .step line in the netlist).

Simulation results for the dc output voltage V and the converter efficiency η are shown in Fig. 14.24. Several observations can be made based on the modeling approach and discussions presented in Chapter 3. At low duty cycles, efficiency drops because the diode forward voltage drop is comparable to the output voltage. At higher duty cycles, the converter currents increase, so that the conduction losses increase. Eventually, for duty cycles approaching 1, both the output voltage and the efficiency approach zero. Given a desired dc output voltage and efficiency, the plots in Fig. 14.24 can be used to select the transistor with an appropriate value of the on-resistance.




Fig. 14.24 SEPIC simulation example: (a) dc conversion ratio; (b) efficiency

14.3.5 Example: Transient Response of a Buck-Boost Converter

In addition to steady-state conversion characteristics, it is often of interest to investigate converter transient responses. For example, in voltage regulator designs, it is necessary to verify whether the output voltage remains within specified limits when the load current takes a step change. As another example, during a start-up transient when the converter is powered up, converter components can be exposed to significantly higher stresses than in steady state. It is of interest to verify that component stresses are within specifications or to make design modifications to reduce the stresses. In these examples, transient simulations can be used to test for converter responses.




Fig. 14.25 Buck-boost converter example

Transient simulations can be performed on the converter switching circuit model or on the converter averaged circuit model. As an example, let us apply these two approaches to investigate a start-up transient response of the buck-boost converter shown in Fig. 14.25.

Figure 14.26 shows a switching circuit model of the buck-boost converter. The inductor winding resistance R_L is included to model the inductor copper losses. The MOSFET is modeled as a voltage-controlled switch S_{q1} controlled by a pulsating voltage source v_c . The switch .model line specifies the switch on-resistance $R_{on} = 50 \text{ m}\Omega$, and the switch off-resistance $R_{off} = 10 \text{ M}\Omega$. The switch is on when the controlling voltage v_c is greater than $V_{on} = 6 \text{ V}$, and off when the controlling voltage v_c is less than $V_{off} = 4 \text{ V}$. The pulsating source v_c has the pulse amplitude equal to 10 V. The period is $T_s = 1/f_s = 10 \mu\text{s}$, the rise and fall times are $t_r = t_f = 100 \text{ ns}$, and the pulse width is $t_p = 7.9 \mu\text{s}$. The switch duty cycle is $D = (t_p + 0.5(t_r + t_f))/T_s = 0.8$. The built-in nonlinear SPICE model is used for the diode. In the diode .model statement, only the parameter I_s is specified, to set the forward voltage drop across the diode. The switch and the diode models used in this example are very simple. Conduction losses are modeled in a simple manner, and details of complex device behavior during switching transitions are neglected.

Therefore, the circuit model of Fig. 14.26 cannot be used to examine switching transitions or to predict switching losses in the converter. Nevertheless, basic switching operation is modeled, and a transient simulation can be used to find out how the converter waveforms evolve in time over many switching cycles. Transient simulation parameters are defined by the .tran line: the output time step is 1 μs , the final simulation time is 1.2 ms, the output waveforms are generated from the start of simulation at time equal to zero, and the maximum allowed time step is 1 μs . The uic (“use initial conditions”) option tells the simulator to start with all capacitor voltages and inductor currents equal to the specified initial values. For example, $ic=0$ in the L_1 line sets the initial inductor current to zero. In SPICE, the default initial conditions are always zero, so that $ic=0$ statements can be omitted.




Fig. 14.26 Buck-boost converter simulation example: (a) schematic of switching circuit model; (b) SPICE netlist

An averaged circuit model of the buck-boost converter is shown in Fig. 14.27. This circuit model is obtained by replacing the switch network in the converter of Fig. 14.25 by the CCM2 subcircuit. Notice that the circuits and the netlists of Fig. 14.26 and Fig. 14.27 are very similar. The only difference is that the switching devices in the converter circuit of Fig. 14.26 are replaced by the CCM2 subcircuit X_{switch} in Fig. 14.27. Also, the pulsating source $v_c(t)$ in the switching circuit is replaced by a constant voltage source v_c equal to the switch duty cycle $D = 0.8$.

The inductor current and the capacitor voltage waveforms during the start-up transient are shown in Fig. 14.28. For comparison, the waveforms obtained by transient simulation of the switching converter circuit shown in Fig. 14.26, and by simulation of the averaged circuit model of Fig. 14.27 are shown. Switching ripples can be observed in the waveforms obtained by simulation of the switching circuit model. The converter transient response is governed by the converter natural time constants. Since these time constants are much longer than the switching period, the converter start-up transient responses in Fig. 14.28 take many switching cycles to reach the steady state. In the results obtained by simulation of the averaged circuit model, the switching ripples are removed, but the low-frequency portions of the converter transient responses, which are governed by the natural time constants of the converter network, match very closely the responses obtained by simulation of the switching circuit.




Fig. 14.27 Buck-boost converter simulation example: (a) schematic of averaged circuit model; (b) SPICE netlist

Based on the results shown in Fig. 14.28, we can see that converter components are exposed to significantly higher current stresses during the start-up transient than during steady state operation. The problem of excessive stresses in the start-up transient is quite typical for switching power converters. Practical designs usually include a “soft-start” circuit, where the switch duty cycle is slowly increased from zero to the steady-state value to reduce start-up transient stresses.

This simulation example illustrates how an averaged circuit model can be used in place of a switching circuit model to investigate converter large-signal transient responses. An advantage of the averaged circuit model is that transient simulations can be completed much more quickly because the averaged model is time invariant, and the simulator does not spend time computing the details of the fast switching transitions. This advantage can be important in simulations of larger electronic systems that include switching power converters.

Converter averaged circuit models are nonlinear but time-invariant. This brings up another important advantage of averaged simulation models: SPICE ac simulations can be used to linearize the model numerically, and generate small-signal frequency responses of interest. The ac simulations can be easily performed over ranges or dc operating points or sets of parameter values. This is not possible with switching circuit models. Examples of small-signal ac simulations are given in Chap. 15.




Fig. 14.28 Inductor current (a) and output voltage (b) waveforms obtained by transient simulation of the switching converter circuit shown in Fig. 14.26 and by simulation of the averaged circuit model of Fig. 14.27

14.4 Summary of Key Points

1. The circuit averaging approach to converter modeling requires that the switch elements be replaced by dependent sources having waveforms identical to those of the actual switches. The converter waveforms then are averaged, and an averaged equivalent circuit model is obtained. This approach provides the theoretical basis for averaged switch modeling, in which the switch network of a converter is replaced by an averaged switch model, resulting in an averaged converter equivalent circuit.
2. Averaged switch modeling effectively replaces the switch elements of a CCM converter with a dc transformer model. A small-signal ac switch model can additionally provide an ac equivalent circuit for the converter. While these models may acquire a form that is different from those of earlier chapters, the models are equivalent and yield the same predictions of operating points and small-signal transfer functions.

3. The averaged switch approach is especially convenient for SPICE-based computer simulation. The switching elements are replaced by an averaged subcircuit. Typically the simulation runs much faster and is less prone to diverge. Models may include losses, dynamics, and be embedded in a larger system.
4. Indirect power is the portion of the converter input power that is converted to high frequency by the switch network, temporarily stored in reactive elements, converted back to dc or low frequency by the switch network, and output to the load. These processes incur ac loss that may significantly impact the converter efficiency.

PROBLEMS

- 14.1** Use the circuit averaging to derive the dc and small-signal ac equivalent circuit of the buck converter with input filter, illustrated in Fig. 2.33. All elements are ideal.
- 14.2** Circuit averaging of the bridge inverter circuit of Fig. 14.29a.




Fig. 14.29 Bridge inverter, Problem 14.2: (a) circuit, (b) large-signal averaged model

- (a) Show that the converter of Fig. 14.29a can be written in the electrically identical form shown in Fig. 14.29b. Sketch the waveforms $i_1(t)$ and $v_1(t)$.
- (b) Use the circuit averaging method to derive a large-signal averaged model for this converter.
- (c) Perturb and linearize your circuit model of part (b), to obtain a single equivalent circuit that models dc and small-signal ac signals in the bridge inverter.
- 14.3** Use the circuit averaging method to derive an equivalent circuit that models dc and small-signal ac signals in the buck-boost converter. You may assume that the converter operates in the continuous conduction mode, and that all elements are ideal.

- (a) Give a time-invariant electrically identical circuit, in which the switching elements are replaced by equivalent voltage and current sources. Define the waveforms of the sources.
- (b) Derive a large-signal averaged model for this converter.
- (c) Perturb and linearize your circuit model of part (b), to obtain a single equivalent circuit that models dc and small-signal ac signals in the buck-boost converter.
- 14.4** In a two-switch PWM converter operating in CCM, the transistor switch absorbs dc power P_{dc} and delivers ac power $P_{ac} = P_{dc}$ to the rest of the circuit. On the other hand, the rectifier switch absorbs P_{ac} from the circuit, and delivers P_{dc} . The converter dc output power P_{out} can be written in the form
- $$P_{out} = P_{direct} + P_{indirect}$$
- where $P_{indirect}$ equals the ac power P_{ac} processed by the switches. Reference polarities are selected so that $P_{out} > 0$, $P_{direct} > 0$, $P_{indirect} > 0$. You may assume that losses can be neglected. Derive expressions for the output power P_{out} and for the indirect power $P_{indirect}$ as functions of V_g , I_{load} , and D , and expressions for $P_{indirect}/P_{out}$ and P_{direct}/P_{out} as functions of the dc conversion ratio $M = V/V_g$ for two cases:
- Buck converter shown in Fig. 4.8.
 - Ćuk converter shown Fig. 2.20.
- 14.5** Use the averaged switch modeling technique to derive an ac equivalent circuit model for the buck-boost converter of Fig. 7.42:
- Replace the switches in Fig. 7.42 with the averaged switch model given in Fig. 14.17c.
 - Compare your result with the model given in Fig. 7.16b. Show that the two models predict the same small-signal line-to-output transfer function $G_{vg}(s) = \hat{v}/\hat{v}_g$.
- 14.6** Modify the CCM dc and small-signal ac averaged switch models of Fig. 14.17, to account for MOSFET on-resistance R_{on} and diode forward voltage drop V_D .
- 14.7** Use the averaged switch modeling technique to derive a dc and ac equivalent circuit model for the flyback converter of Fig. 7.19. You can neglect all losses and the transformer leakage inductances.
- Define a switch network containing the transistor Q_1 and the diode D_1 as in Fig. 14.4a. Derive a large-signal averaged switch model of the switch network. The model should account for the transformer turns ratio n .
 - Perturb and linearize the model you derived in part (a) to obtain the dc and ac small-signal averaged switch model. Verify that for $n = 1$ your model reduces to the model shown in Fig. 14.4d.
 - Using the averaged switch model you derived in part (b), sketch a complete dc and small-signal ac model of the flyback converter. Solve the model for the steady-state conversion ratio $M(D) = V/V_g$.
 - The averaged switch models you derived in parts (a) and (b) could be used in other converters having an isolation transformer. Which ones?
- 14.8** An ideal buck converter operates with input voltage V_g , output current I_{load} , and duty cycle D . Derive expressions for the output power and for the indirect power, as functions of V_g , I_{load} , and D .

- 14.9** Ideal buck, boost, and buck-boost converters operate with input voltage V_g , output current I_{load} , and duty cycle D . For each converter, derive expressions for the ratio of indirect power to output power $P_{indirect}/P_{load}$.
- 14.10** In the flyback converter of Fig. 7.19, the transistor on-resistance is R_{on} , and the diode forward voltage drop is V_D . Other losses and the transformer leakage inductances can be neglected. Derive a dc and small-signal ac averaged switch model for the switch network containing the transistor Q_1 and the diode D_1 . The model should account for the on-resistance R_{on} , the diode forward voltage drop V_D , and the transformer turns ratio n .
- 14.11** In the boost converter of Fig. 14.30a, the $v_1(t)$ and $i_2(t)$ waveforms of Fig. 14.30b are observed. During the transistor turn-on transition, a reverse current flows through the diode which removes the diode stored charge. As illustrated in Fig. 14.30b, the reverse current spike has area $-Q_r$, and duration t_r . The inductor winding has resistance R_L . You may neglect all losses other than the switching loss due to the diode stored charge and the conduction loss due to the inductor winding resistance.




Fig. 14.30 Boost converter and waveforms illustrating reverse recovery of the diode. Averaged switch modeling in this converter is addressed in Problem 14.11

- (a) Derive an averaged switch model for the boost switch network in Fig. 14.30a.
- (b) Use your result of part (a) to sketch a dc equivalent circuit model for the boost converter.
- (c) The diode stored charge can be expressed as a function of the current I_1 as:

$$Q_r = k_q \sqrt{I_1}$$

while the reverse recovery time t_r is approximately constant. Given $V_g = 100 V$, $D = 0.5$, $f_s = 100 kHz$, $k_q = 100nC/A^{1/2}$, $t_r = 100 ns$, $R_L = 0.1 \Omega$, use a dc sweep simulation to plot the converter efficiency as a function of the load current I_{LOAD} in the range:

$$1A \leq I_{LOAD} \leq 10A$$



AC and DC Equivalent Circuit Modeling of the Discontinuous Conduction Mode

So far, we have derived equivalent circuit models for dc–dc pulse-width modulation (PWM) converters operating in the continuous conduction mode. As illustrated in Fig. 15.1, the basic dc conversion property is modeled by an effective dc transformer, having a turns ratio equal to the conversion ratio $M(D)$. This model predicts that the converter has a voltage-source output characteristic, such that the output voltage is essentially independent of the load current or load resistance R . We have also seen how to refine this model, to predict losses and efficiency, converter dynamics, and small-signal ac transfer functions. We found that the transfer functions of the buck converter contain two low-frequency poles, owing to the converter filter inductor and capacitor. The control-to-output transfer functions of the boost and buck–boost converters additionally contain a right half-plane zero. Finally, we have seen how to utilize these results in the design of converter control systems.

What are the basic dc and small-signal ac equivalent circuits of converters operating in the discontinuous conduction mode (DCM)? It was found in Chap. 5 that, in DCM, the output voltage becomes load-dependent: the conversion ratio $M(D, K)$ is a function of the dimensionless parameter $K = 2L/RT_s$, which in turn is a function of the load resistance R . So the converter no longer has a voltage-source output characteristic, and hence the dc transformer model is less appropriate.

In Sect. 15.1, a buck–boost DCM converter example is used to introduce DCM converter ac waveforms and averaged dynamics. It is shown that the moving average of the inductor voltage waveform is zero or approximately zero at all times, which is why, in practice, high-frequency inductor dynamics can usually be neglected in DCM, and DCM converters exhibit simpler, reduced-order dynamic responses compared to operation in the continuous conduction mode.

Based on the approximation that the moving average of the inductor voltage waveform is zero at all times, the averaged switch modeling approach [70–74, 126, 130, 131] is employed in Sect. 15.2 to derive equivalent circuits of the DCM switch network. It is shown that the *loss-free resistor* model [132–134] is the averaged switch model of the DCM switch network. This equivalent circuit represents the steady-state and large-signal dynamic characteristics of the DCM switch network, in a clear and simple manner. In the discontinuous conduction mode, the average transistor voltage and current obey Ohm’s law, and hence the transistor is modeled by an effective resistor R_e . The average diode voltage and current obey a power source characteristic, with power equal to the power effectively dissipated in R_e . Therefore, the diode is modeled with a *dependent power source*.




Fig. 15.1 The objective of this chapter is the derivation of large-signal dc and small-signal ac equivalent circuit models for converters operating in the discontinuous conduction mode

Section 15.4 addresses simulation models for converters that may operate in CCM or DCM. An average switch model that automatically switches between modes is derived, and this model is implemented in SPICE.

Since most converters operate in discontinuous conduction mode at some operating points, small-signal ac DCM models are needed, to prove that the control systems of such converters are correctly designed. In Sect. 15.3, a small-signal model of the DCM switch network is derived by linearization of the loss-free resistor model. The transfer functions of DCM converters are quite different from their respective CCM transfer functions. The basic DCM buck, boost, and buck-boost converters essentially exhibit simple single-pole transfer functions [15, 135], while high-frequency dynamics can usually be neglected. So the basic converters operating in DCM are easy to control; for this reason, converters are sometimes purposely operated in DCM for all loads. The transfer functions of higher-order converters such as the DCM Ćuk or SEPIC are considerably more complicated; but again, one pole is shifted to high frequency, where it has negligible practical effect. This chapter concludes, in Sect. 15.5, with a discussion of high-frequency dynamics of DCM converters. The more detailed analysis predicts that the high-frequency dynamics of DCM converters are related to the sampling process associated with the pulse-width modulator, and the nature of the response of the inductor current to duty-cycle perturbations [136]. This behavior can be modeled by an effective pole in the vicinity of the switching frequency.

15.1 Introduction to DCM Converter Dynamics

Consider the buck-boost converter of Fig. 15.2. The transistor switch duty cycle is modulated by a sinusoidal PWM input signal,

$$v_c(t) = V_c + V_m \sin \omega_m t \quad (15.1)$$




Fig. 15.2 Buck-boost converter example. The transistor switch duty cycle is modulated by the PWM input signal $v_c(t)$

where the modulation frequency $f_m = \omega_m/(2\pi)$ is much smaller than the converter switching frequency f_s . Figure 15.3 shows the converter switching and averaged waveforms over a modulation period. In this example, the inductor current ripple is so large that the converter operates in DCM at all times. As shown in Fig. 15.3b, inductor current waveform $i_L(t)$ consists of triangular pulses that start from zero and end at zero within a switching period. As expected, the moving average of the inductor current, $\langle i_L(t) \rangle_{T_s}$, retains low-frequency dynamics of the inductor current, including a dc component and an ac component in response to the sinusoidally modulated transistor duty cycle. Similarly, the moving average of the output voltage, $\langle v(t) \rangle_{T_s}$, includes a dc component V , and an ac variation resulting from the sinusoidally modulated duty cycle, while the switching ripple in $v(t)$ is removed, as shown in Fig. 15.3c. It is of particular interest to examine the inductor voltage switching and averaged waveforms shown in Fig. 15.3d. The switching waveform $v_L(t)$ is a pulsating waveform that follows the DCM pattern described in Chap. 5,

$$v_L(t) = \begin{cases} v_g(t) & \text{during } d_1 T_s \text{ when transistor is on and diode is off} \\ v(t) & \text{during } d_2 T_s \text{ when transistor is off and diode is on} \\ 0 & \text{during } d_3 T_s \text{ when both transistor and diode are off} \end{cases} \quad (15.2)$$

where d_1 is the transistor switch duty cycle and $d_1 + d_2 + d_3 = 1$.

One may observe that the moving average $\langle v(t) \rangle_{T_s}$ is either equal to zero or is close to zero at all times. To explain the DCM inductor dynamics, consider the inductor current and the averaged inductor voltage waveforms shown in Fig. 15.4 over a couple of switching periods. As a result of duty-cycle modulation, the transistor duty cycle in the second period is Δd longer than the duty cycle d_1 in the first period. For an averaging interval centered around time t , the moving average of $v_L(t)$ can be found as

$$\langle v_L(t) \rangle_{T_s} = \frac{1}{T_s} \int_{t-T_s/2}^{t+T_s/2} v_L(\tau) d\tau = \frac{L}{T_s} (i_L(t + T_s/2) - i_L(t - T_s/2)) \quad (15.3)$$

For the example shown in Fig. 15.4,

$$i_L(t - T_s/2) = i_L(t + T_s/2) = 0 \quad (15.4)$$




Fig. 15.3 Switching and averaged waveforms in the buck-boost converter of Fig. 15.2. In this example, the converter parameters are $V_g = 10$ V, $L = 5 \mu\text{H}$, $C = 22 \mu\text{F}$, $f_s = 1/T_s = 100$ kHz, $R = 30 \Omega$, PWM gain $1/V_M = 1 \text{ V}^{-1}$, $v_c(t) = 0.4 + 0.1 \sin(\omega_m t)$, modulation frequency $f_m = f_s/20 = 5$ kHz

and hence

$$\langle v_L(t) \rangle_{T_s} = 0 \quad (15.5)$$

It follows from Eq. (15.3) that $\langle v_L(t) \rangle_{T_s} = 0$ whenever $i_L(t + T_s/2) = i_L(t - T_s/2)$, which is always the case over portions of a switching period in DCM—even when the converter is not in equilibrium. In the examples of Figs. 15.3 or 15.4, $\langle v_L(t) \rangle_{T_s} \neq 0$ only during time intervals of length $d_2 T_s$ and only when duty cycle varies between successive switching periods. Referring to Fig. 15.3d, the nonzero pulses in $\langle v_L(t) \rangle_{T_s} \neq 0$ clearly contain a small low-frequency component in response to the duty-cycle modulation. However, as discussed further in Sect. 15.5, the relatively short, relatively low amplitude nonzero pulses in $\langle v_L(t) \rangle_{T_s}$, which are related to sampling effects and high-frequency dynamics, do not affect the dominant, low-frequency DCM dynamics significantly. In conclusion, in DCM, we can simply assume that the inductor volt-seconds balance holds not only in equilibrium but at all times:

$$\langle v_L(t) \rangle_{T_s} = \frac{1}{T_s} \int_{t-T_s/2}^{t+T_s/2} v_L(\tau) d\tau \approx 0 \quad (15.6)$$




Fig. 15.4 DCM inductor current $i_L(t)$ and the moving average $\langle v_L(t) \rangle_{T_s}$ of the inductor voltage

In the next section, following the averaged switch modeling approach, the approximation given by Eq. (15.6) is used to derive dc and ac models of DCM converters.

15.2 DCM Averaged Switch Model

Consider the buck-boost converter of Fig. 15.5. Let us follow the averaged switch modeling approach of Sect. 14.1, to derive an equivalent circuit that models the averaged terminal waveforms of the switch network. The general two-switch network and its terminal quantities $v_1(t)$, $i_1(t)$, $v_2(t)$, and $i_2(t)$ are defined as illustrated in Fig. 15.5, consistent with Fig. 14.4a. The inductor and switch network voltage and current waveforms are illustrated in Fig. 15.6, for DCM operation.

During the subinterval $d_1 T_s$, while the transistor conducts, the inductor current increases from zero with a slope of $v_g(t)/L$. At the end of this subinterval, the inductor current $i_L(t)$ attains the peak value given by

$$i_{pk} = \frac{v_g}{L} d_1 T_s \quad (15.7)$$




Fig. 15.5 Buck-boost converter example, with switch network terminal quantities identified




Fig. 15.6 Inductor and switch network voltage and current waveforms

During the next subinterval, while the diode conducts, the inductor current decreases with a slope equal to $v(t)/L$. This subinterval ends when the inductor current drops to zero and the diode becomes reverse-biased. The length of this subinterval is $d_2 T_s$. The inductor current and the inductor voltage then remain zero for the balance $d_3 T_s$ of the switching period.

A DCM averaged switch model can be derived with reference to the waveforms of Fig. 15.6. The averaging interval of length T_s , centered around time t is highlighted.

Following the approach of Sect. 14.1.2, let us find the average values of the switch network terminal waveforms $v_1(t)$, $v_2(t)$, $i_1(t)$, and $i_2(t)$ in terms of the converter state variables (inductor currents and capacitor voltages), the input voltage $v_g(t)$, and the subinterval lengths d_1 and d_2 .

To find the average switch network input voltage $\langle v_1(t) \rangle_{T_s}$, or the average transistor voltage, it is convenient to start from a converter voltage loop equation

$$v_1 = v_g - v_L \quad (15.8)$$

Averaging applied to Eq. (15.8) yields

$$\langle v_1 \rangle_{T_s} = \langle v_g \rangle_{T_s} - \langle v_L \rangle_{T_s} \quad (15.9)$$

Taking the approximation Eq. (15.6) into account, we have

$$\langle v_1 \rangle_{T_s} = \langle v_g \rangle_{T_s} \quad (15.10)$$

For the averaging interval shown in Fig. 15.6, one may note that $\langle v_L \rangle_{T_s} = 0$ exactly.

Similar analysis, based on the voltage loop equation $v_2 = v_L - v$, leads to the following expression for the average diode voltage:

$$\langle v_2 \rangle_{T_s} = \langle -v \rangle_{T_s} \quad (15.11)$$

The average switch network input current $\langle i_1(t) \rangle_{T_s}$ is found by integrating the $i_1(t)$ waveform of Fig. 15.6 over one switching period:

$$\langle i_1(t) \rangle_{T_s} = \frac{1}{T_s} \int_{t-T_s/2}^{t+T_s/2} i_1(t) dt = \frac{q_1}{T_s} \quad (15.12)$$

The integral q_1 is equal to the area under the $i_1(t)$ waveform during the first subinterval. This area is easily evaluated using the triangle area formula:

$$q_1 = \int_{t-T_s/2}^{t+T_s/2} i_1(t) dt = \frac{1}{2} (d_1 T_s) (i_{pk}) \quad (15.13)$$

Substitution of Eqs. (15.7), (15.13), and (15.10) into Eq. (15.12) gives

$$\langle i_1(t) \rangle_{T_s} = \frac{d_1^2 T_s}{2L} \langle v_g(t) \rangle_{T_s} = \frac{d_1^2 T_s}{2L} \langle v_1(t) \rangle_{T_s} \quad (15.14)$$

Note that $\langle i_1(t) \rangle_{T_s}$ is not equal to $d_1 \langle i_L(t) \rangle_{T_s}$. Since the inductor current ripple is not small, it is necessary to sketch the actual input current waveform, including the large switching ripple, and then correctly compute the average as in Eqs. (15.12) to (15.14).

The average diode current $\langle i_2(t) \rangle_{T_s}$ is found in a manner similar to that used above for $\langle i_1(t) \rangle_{T_s}$:

$$\langle i_2(t) \rangle_{T_s} = \frac{1}{T_s} \int_{t-T_s/2}^{t+T_s/2} i_2(t) dt = \frac{q_2}{T_s} \quad (15.15)$$

The integral q_2 is equal to the area under the $i_2(t)$ waveform during the $d_2 T_s$ subinterval. This area is evaluated using the triangle area formula:

$$q_2 = \int_{t-T_s/2}^{t+T_s/2} i_2(t) dt = \frac{1}{2} (d_2 T_s) (i_{pk}) \quad (15.16)$$

Substitution of Eqs. (15.7), (15.16), and (15.10) into Eq. (15.15) leads to:

$$\langle i_2(t) \rangle_{T_s} = \frac{d_1 d_2 T_s}{2L} \langle v_g(t) \rangle_{T_s} = \frac{d_1 d_2 T_s}{2L} \langle v_1(t) \rangle_{T_s} \quad (15.17)$$

Equations (15.10), (15.11), (15.14), and (15.17) constitute the averaged terminal equations of the switch network in the DCM buck-boost converter. In these equations, it remains to express the subinterval length d_2 in terms of the switch duty cycle $d_1 = d$, and the converter averaged waveforms. Considering the averaging interval shown in Fig. 15.6, we note that $i_L(t - T_s/2) = i_L(t + T_s/2) = 0$. There is no net change in inductor current, and no net volt-seconds are applied to the inductor over this averaging interval. In other words, the average inductor voltage computed over the averaging interval shown in Fig. 15.6 is zero,

$$\langle v_L(t) \rangle_{T_s} = d_1 \langle v_g(t) \rangle_{T_s} + d_2 \langle v(t) \rangle_{T_s} = 0 \quad (15.18)$$

Based on the approximation given by Eq. (15.5) we conclude that Eq. (15.18) can be used to find the length of the $d_2 T_s$ subinterval in general, even when the converter is not in equilibrium:

$$d_2(t) = -d_1(t) \frac{\langle v_g(t) \rangle_{T_s}}{\langle v(t) \rangle_{T_s}} \quad (15.19)$$

Substitution of Eq. (15.19) into Eqs. (15.14) and (15.17) allows us to obtain simple expressions for the averaged terminal waveforms of the switch network in the discontinuous conduction mode:

$$\langle i_1(t) \rangle_{T_s} = \frac{d_1^2 T_s}{2L} \langle v_1(t) \rangle_{T_s} \quad (15.20)$$

$$\langle i_2(t) \rangle_{T_s} = \frac{d_1^2 T_s}{2L} \frac{\langle v_1(t) \rangle_{T_s}^2}{\langle v_2(t) \rangle_{T_s}} \quad (15.21)$$

Let us next construct an equivalent circuit corresponding to the averaged switch network equations (15.20) and (15.21). The switch network input port is modeled by Eq. (15.20). This equation states that the average input current $\langle i_1(t) \rangle_{T_s}$ is proportional to the applied input voltage $\langle v_1(t) \rangle_{T_s}$. In other words, the low-frequency components of the switch network input port obey Ohm's law:

$$\langle i_1(t) \rangle_{T_s} = \frac{\langle v_1(t) \rangle_{T_s}}{R_e(d_1)} \quad (15.22)$$

where the effective resistance R_e is

$$R_e(d_1) = \frac{2L}{d_1^2 T_s} \quad (15.23)$$




Fig. 15.7 Equivalent circuit that models the average waveforms of the switch input (transistor) port

An equivalent circuit is illustrated in Fig. 15.7. During the $d_1 T_s$ subinterval, the slope of the input current waveform $i_1(t)$ is proportional to the input voltage $\langle v_g(t) \rangle_{T_s} = \langle v_1(t) \rangle_{T_s}$, as illustrated in Fig. 15.6. As a result, the peak current i_{pk} , the total charge q_1 , and the average input current $\langle i_1(t) \rangle_{T_s}$, are also proportional to $\langle v_1(t) \rangle_{T_s}$. Of course, there is no physical resistor inside the converter. Indeed, if the converter elements are ideal, then no heat is generated inside the converter. Rather, the power apparently consumed by R_e is transferred to the switch network output port.

The switch network output (diode) port is modeled by Eq. (15.21), or

$$\langle i_2(t) \rangle_{T_s} \langle v_2(t) \rangle_{T_s} = \frac{\langle v_1(t) \rangle_{T_s}^2}{R_e(d_1)} = \langle p(t) \rangle_{T_s} \quad (15.24)$$

Note that $\langle v_1(t) \rangle_{T_s}^2 / R_e$ is the average power $\langle p(t) \rangle_{T_s}$ apparently consumed by the effective resistor $R_e(d_1)$. Equation (15.24) states that this power flows out of the switch network output port. So the switch network consumes no net power—its average input and output powers are equal.

Equation (15.24) can also be derived by consideration of the inductor stored energy. During the first subinterval, the inductor current increases from 0 to i_{pk} . In the process, the inductor stores the following energy:

$$\frac{1}{2} L i_{pk}^2 = \frac{\langle v_1 \rangle_{T_s}^2 d_1 T_s^2}{2L} = \frac{\langle v_1 \rangle_{T_s}^2}{R_e(d_1)} T_s \quad (15.25)$$

Here, i_{pk} has been expressed in terms of $\langle v_1(t) \rangle_{T_s}$ using Eqs. (15.7) and (15.10). This energy is transferred from the source v_g , through the switch network input terminals (i.e., through the transistor), to the inductor. During the second subinterval, the inductor releases all of its stored energy through the switch network output terminals (i.e., through the diode), to the output. The average output power can therefore be expressed as the energy transferred per cycle, divided by the switching period:

$$\langle p(t) \rangle_{T_s} = \left(\frac{\langle v_1 \rangle_{T_s}^2}{R_e(d_1)} T_s \right) \left(\frac{1}{T_s} \right) = \frac{\langle v_1 \rangle_{T_s}^2}{R_e(d_1)} \quad (15.26)$$

This power is transferred to the load, and hence

$$\langle v \rangle_{T_s} \langle i_2 \rangle_{T_s} = \langle v_2 \rangle_{T_s} \langle i_2 \rangle_{T_s} = \langle p(t) \rangle_{T_s} = \frac{\langle v_1 \rangle_{T_s}^2}{R_e(d_1)} \quad (15.27)$$

This result coincides with Eq. (15.24).

The average power $\langle p(t) \rangle_{T_s}$ is independent of the load characteristics, and is determined solely by the effective resistance R_e and the applied switch network input terminal voltage or current. In other words, the switch network output port behaves as a source of power, equal




Fig. 15.8 The dependent power source: (a) schematic symbol, (b) i - v characteristic




Fig. 15.9 The dependent power sink: (a) schematic symbol, (b) i - v characteristic

to the power apparently consumed by the effective resistance R_e . This behavior is represented schematically by the dependent power source symbol illustrated in Fig. 15.8. In any lossless two-port network, when the voltage and current at one port are independent of the characteristics of the external network connected to the second port, then the second port must exhibit a dependent power source characteristic [133]. This situation arises in a number of common power-processing applications, including switch networks operating in the discontinuous conduction mode.

The power source characteristic illustrated in Fig. 15.8b is symmetrical with respect to voltage and current; in consequence, the power source exhibits several unique properties. Similar to the voltage source, the ideal power source must not be short-circuited; otherwise, infinite current occurs. And similar to the current source, the ideal power source must not be open-circuited, to avoid infinite terminal voltage. The power source must be connected to a load capable of absorbing the power $p(t)$, and the operating point is defined by the intersection of the load and power source i - v characteristics.

We can define a power sink element similarly, with reversal of the direction of power flow. The schematic symbol for this element is illustrated in Fig. 15.9, with its i - v characteristic.




Fig. 15.10 Circuit manipulations of power source elements: (a) combination of series- and parallel-connected power sources into a single equivalent power source, (b) invariance of the power source to reflection through an ideal transformer of arbitrary turns ratio

As illustrated in Fig. 15.10a, series-and parallel-connected power sources can be combined into a single power source, equal to the sum of the powers of the individual sources. Figure 15.10b illustrates how reflection of a power source through a transformer, having an arbitrary turns ratio, leaves the power source unchanged. Power sources are also invariant to duality transformations.

The averaged large-signal model of the general two-switch network in DCM is illustrated in Fig. 15.11b. The input port behaves effectively as resistance \$R_e\$. The instantaneous power apparently consumed by \$R_e\$ is transferred to the output port, and the output port behaves as a dependent power source. This lossless two-port network is called the *loss-free resistor* model (LFR) [132]. The loss-free resistor represents the basic power conversion properties of DCM switch networks [134]. It can be shown that the loss-free resistor models the averaged properties of DCM switch networks not only in the buck–boost converter, but also in other PWM converters.

When the switch network of the DCM buck–boost converter is replaced by the averaged model of Fig. 15.11b, the converter equivalent circuit of Fig. 15.12 is obtained. Upon setting all averaged waveforms to their quiescent values, and letting the inductor and capacitor become a short-circuit and an open-circuit, respectively, we obtain the dc model of Fig. 15.13.




Fig. 15.11 The general two-switch network (a), and the corresponding averaged switch model in the discontinuous conduction mode (b). The average transistor waveforms obey Ohm's law, while the average diode waveforms behave as a dependent power source




Fig. 15.12 Replacement of the switch network of the DCM buck-boost converter with the loss-free resistor model

Systems containing power sources or loss-free resistors can usually be easily solved, by equating average source and load powers. For example, in the dc network of Fig. 15.13, the power flowing into the converter input terminals is

$$P = \frac{V_g^2}{R_e} \quad (15.28)$$

The power flowing into the load resistor is

$$P = \frac{V^2}{R} \quad (15.29)$$




Fig. 15.13 Dc network example containing a loss-free resistor model

The loss-free resistor model states that these two powers must be equal:

$$P = \frac{V_g^2}{R_e} = \frac{V^2}{R} \quad (15.30)$$

Solution for the voltage conversion ratio $M = V/V_g$ yields

$$\frac{V}{V_g} = \pm \sqrt{\frac{R}{R_e}} \quad (15.31)$$

Equation (15.31) is a general result, valid for any converter that can be modeled by a loss-free resistor and that drives a resistive load. Other arguments must be used to determine the polarity of V/V_g . In the buck-boost converter shown in Fig. 15.5, the diode polarity indicates that V/V_g must be negative. The steady-state value of R_e is

$$R_e(D) = \frac{2L}{D^2 T_s} \quad (15.32)$$

where D is the quiescent transistor duty cycle. Substitution of Eq. (15.32) into (15.31) leads to

$$\frac{V}{V_g} = -\sqrt{\frac{D^2 T_s R}{2L}} = -\frac{D}{\sqrt{K}} \quad (15.33)$$

with $K = 2L/RT_s$. This equation coincides with the previous steady-state result given in Table 5.2.

Similar arguments apply when the waveforms contain ac components. For example, consider the network of Fig. 15.14, in which the voltages and currents are periodic functions of time. The rms values of the waveforms can be determined by simply equating the average source and load powers. The average power flowing into the converter input port is

$$P_{av} = \frac{V_{g,rms}^2}{R_e} \quad (15.34)$$

where P_{av} is the average power consumed by the effective resistance R_e . No average power is consumed by capacitor C , and hence the average power P_{av} must flow entirely into the load resistor R :

$$P_{av} = \frac{V_{rms}^2}{R} \quad (15.35)$$




Fig. 15.14 Ac network example containing a loss-free resistor model

Upon equating Eqs. (15.34) and (15.35), we obtain

$$\frac{V_{rms}}{V_{g,rms}} = \sqrt{\frac{R}{R_e}} \quad (15.36)$$

Thus, the rms terminal voltages obey the same relationship as in the dc case.

Averaged equivalent circuits of the DCM buck, boost, and buck-boost converters, as well as the DCM Ćuk and SEPIC converters, are listed in Fig. 15.15. In each case, the averaged transistor waveforms obey Ohm's law, and are modeled by an effective resistance R_e . The averaged diode waveforms follow a power source characteristic, equal to the power effectively dissipated in R_e . For the buck, boost, and buck-boost converters, R_e is given by

$$R_e = \frac{2L}{d^2 T_s} \quad (15.37)$$

For the Ćuk and SEPIC converters, R_e is given by

$$R_e = \frac{2(L_1 \parallel L_2)}{d^2 T_s} \quad (15.38)$$

Here, d is the transistor duty cycle.

Steady-state conditions in the converters of Fig. 15.15 are found by letting the inductors and capacitors become short circuits and open circuits, respectively, and then solving the resulting dc circuits with $d(t) = D$. The buck-boost, Ćuk, and SEPIC then reduce to the circuit of Fig. 15.13. The buck and boost converters reduce to the circuits of Fig. 15.16. Equilibrium conversion ratios $M = V/V_g$ of these converters are summarized in Table 15.1, as functions of $R_e(D)$. It can be shown that these converters operate in the discontinuous conduction mode whenever the load current I is less than the critical current I_{crit} :

$$\begin{aligned} I > I_{crit} &\quad \text{for CCM} \\ I < I_{crit} &\quad \text{for DCM} \end{aligned} \quad (15.39)$$

For all of these converters, I_{crit} is given by

$$I_{crit} = \frac{1-D}{D} \frac{V_g}{R_e(D)} \quad (15.40)$$






Buck**Boost****Buck-boost****Cuk****SEPIC**

Fig. 15.15 Averaged large-signal equivalent circuits of five basic converters operating in the discontinuous conduction mode




Fig. 15.16 Dc equivalent circuits representing the buck (a) and boost (b) converters operating in DCM

Table 15.1 CCM and DCM conversion ratios of basic converters

| Converter | M , CCM | M , DCM |
|-----------------|--------------------|-----------------------------------|
| Buck | D | $\frac{2}{1 + \sqrt{1 + 4R_e/R}}$ |
| Boost | $\frac{1}{1 - D}$ | $\frac{1 + \sqrt{1 + 4R_e/R}}{2}$ |
| Buck-boost, Ćuk | $\frac{-D}{1 - D}$ | $-\sqrt{\frac{R}{R_e}}$ |
| SEPIC | $\frac{D}{1 - D}$ | $\sqrt{\frac{R}{R_e}}$ |

15.3 Small-Signal AC Modeling of the DCM Switch Network

The next step is construction of a small-signal equivalent circuit model for converters operating in the discontinuous conduction mode. In the large-signal ac equivalent circuits of Fig. 15.15, the averaged switch networks are nonlinear. Hence, construction of a small-signal ac model involves perturbation and linearization of the loss-free resistor network. The signals in the large-signal averaged DCM switch network model of Fig. 15.17a are perturbed about a quiescent operating point, as follows:




Fig. 15.17 Averaged models of the general two-switch network in a converter operating in DCM: (a) large-signal model, (b) small-signal model

$$\begin{aligned}
 d(t) &= D + \hat{d}(t) \\
 \langle v_1(t) \rangle_{T_s} &= V_1 + \hat{v}_1(t) \\
 \langle i_1(t) \rangle_{T_s} &= I_1 + \hat{i}_1(t) \\
 \langle v_2(t) \rangle_{T_s} &= V_2 + \hat{v}_2(t) \\
 \langle i_2(t) \rangle_{T_s} &= I_2 + \hat{i}_2(t)
 \end{aligned} \tag{15.41}$$

Here, D is the quiescent value of the transistor duty cycle, V_1 is the quiescent value of the applied average transistor voltage $\langle v_1(t) \rangle_{T_s}$, etc. The quantities $\hat{d}(t)$, $\hat{v}_1(t)$, etc., are small ac variations about the respective quiescent values. It is desired to linearize the average switch network terminal equations (15.20) and (15.21).

Equations (15.20) and (15.21) express the average terminal currents $\langle i_1(t) \rangle_{T_s}$ and $\langle i_2(t) \rangle_{T_s}$ as functions of the transistor duty cycle $d(t) = d_1(t)$ and the average terminal voltages $\langle v_1(t) \rangle_{T_s}$ and $\langle v_2(t) \rangle_{T_s}$. Upon perturbation and linearization of these equations, we will therefore find that $\hat{i}_1(t)$ and $\hat{i}_2(t)$ are expressed as linear functions of $\hat{d}(t)$, $\hat{v}_1(t)$, and $\hat{v}_2(t)$. So the small-signal switch network equations can be written in the following form:

$$\begin{aligned}
 \hat{i}_1 &= \frac{\hat{v}_1}{r_1} + j_1\hat{d} + g_1\hat{v}_2 \\
 \hat{i}_2 &= -\frac{\hat{v}_2}{r_2} + j_2\hat{d} + g_2\hat{v}_1
 \end{aligned} \tag{15.42}$$

These equations describe the two-port equivalent circuit of Fig. 15.17b.

The parameters r_1 , j_1 , and g_1 can be found by Taylor expansion of Eq. (15.20), as described in Sect. 7.2.8. The average transistor current $\langle i_1(t) \rangle_{T_s}$, Eq. (15.20), can be expressed in the following form:

$$\langle i_1(t) \rangle_{T_s} = \frac{\langle v_1(t) \rangle_{T_s}}{R_e(d(t))} = f_1(\langle v_1(t) \rangle_{T_s}, \langle v_2(t) \rangle_{T_s}, d(t)) \quad (15.43)$$

Let us expand this expression in a three-dimensional Taylor series, about the quiescent operating point (V_1 , V_2 , D):

$$\begin{aligned} I_1 + \hat{i}_1(t) &= f_1(V_1, V_2, D) + \hat{v}_1(t) \left. \frac{\partial f_1(v_1, V_2, D)}{\partial v_1} \right|_{v_1=V_1} \\ &\quad + \hat{v}_2(t) \left. \frac{\partial f_1(V_1, v_2, D)}{\partial v_2} \right|_{v_2=V_2} + \hat{d}(t) \left. \frac{\partial f_1(V_1, V_2, d)}{\partial d} \right|_{d=D} \\ &\quad + \text{higher-order nonlinear terms} \end{aligned} \quad (15.44)$$

For simplicity of notation, the angle brackets denoting average values are dropped in the above equation. The dc terms on both sides of Eq. (15.44) must be equal:

$$I_1 = f_1(V_1, V_2, D) = \frac{V_1}{R_e(D)} \quad (15.45)$$

As usual, we linearize the equation by discarding the higher-order nonlinear terms. The remaining first-order linear ac terms on both sides of Eq. (15.44) are equated:

$$\hat{i}_1(t) = \hat{v}_1(t) \frac{1}{r_1} + \hat{v}_2(t) g_1 + \hat{d}(t) j_1 \quad (15.46)$$

where

$$\frac{1}{r_1} = \left. \frac{\partial f_1(v_1, V_2, D)}{\partial v_1} \right|_{v_1=V_1} = \frac{1}{R_e(D)} \quad (15.47)$$

$$g_1 = \left. \frac{\partial f_1(V_1, v_2, D)}{\partial v_2} \right|_{v_2=V_2} = 0 \quad (15.48)$$

$$\begin{aligned} j_1 &= \left. \frac{\partial f_1(V_1, V_2, d)}{\partial d} \right|_{d=D} = -\frac{V_1}{R_e^2(D)} \left. \frac{\partial R_e(d)}{\partial d} \right|_{d=D} \\ &= \frac{2V_1}{DR_e(D)} \end{aligned} \quad (15.49)$$

Thus, the small-signal input resistance r_1 is equal to the effective resistance R_e , evaluated at the quiescent operating point. This term describes how variations in $\langle v_1(t) \rangle_{T_s}$ affect $\langle i_1(t) \rangle_{T_s}$, via $R_e(D)$. The small-signal parameter g_1 is equal to zero, since the average transistor current $\langle i_1(t) \rangle_{T_s}$ is independent of the average diode voltage $\langle v_2(t) \rangle_{T_s}$. The small-signal gain j_1 describes how duty-cycle variations, which affect the value of $R_e(d)$, lead to variations in $\langle i_1(t) \rangle_{T_s}$.

In a similar manner, $\langle i_2(t) \rangle_{T_s}$ from Eq. (15.21) can be expressed as

$$\langle i_2(t) \rangle_{T_s} = \frac{\langle v_1(t) \rangle_{T_s}^2}{R_e(d(t)) \langle v_2(t) \rangle_{T_s}} = f_2(\langle v_1(t) \rangle_{T_s}, \langle v_2(t) \rangle_{T_s}, d(t)) \quad (15.50)$$

Expansion of the function $f_2(v_1, v_2, d)$ in a three-dimensional Taylor series about the quiescent operating point leads to

$$\begin{aligned}
I_2 + \hat{i}_2(t) &= f_2(V_1, V_2, D) + \hat{v}_1(t) \frac{\partial f_2(V_1, V_2, D)}{\partial v_1} \Big|_{v_1=V_1} \\
&\quad + \hat{v}_2(t) \frac{\partial f_2(V_1, V_2, D)}{\partial v_2} \Big|_{v_2=V_2} + \hat{d}(t) \frac{\partial f_2(V_1, V_2, d)}{\partial d} \Big|_{d=D} \\
&\quad + \text{higher-order nonlinear terms}
\end{aligned} \tag{15.51}$$

By equating the dc terms on both sides of Eq. (15.51), we obtain

$$I_2 = f_2(V_1, V_2, D) = \frac{V_1^2}{R_e(D)V_2} \tag{15.52}$$

The higher-order nonlinear terms are discarded, leaving the following first-order linear ac terms:

$$\hat{i}_2(t) = \hat{v}_2(t) \left(-\frac{1}{r_2} \right) + \hat{v}_1(t) g_2 + \hat{d}(t) j_2 \tag{15.53}$$

with

$$\frac{1}{r_2} = - \frac{\partial f_2(V_1, V_2, D)}{\partial v_2} \Big|_{v_2=V_2} = \frac{1}{R} = \frac{1}{M^2 R_e(D)} \tag{15.54}$$

$$g_2 = \frac{\partial f_2(V_1, V_2, D)}{\partial v_1} \Big|_{v_1=V_1} = \frac{2}{MR_e(D)} \tag{15.55}$$

$$\begin{aligned}
j_2 &= \frac{\partial f_2(V_1, V_2, d)}{\partial d} \Big|_{d=D} = - \frac{V_1^2}{R_e^2(D)V_2} \frac{\partial R_e(d)}{\partial d} \Big|_{d=D} \\
&= \frac{2V_1}{DMR_e(D)}
\end{aligned} \tag{15.56}$$

The output resistance r_2 describes how variations in $\langle v_2(t) \rangle_{T_s}$ influence $\langle i_2(t) \rangle_{T_s}$. As illustrated in Fig. 15.18, r_2 is determined by the slope of the power source characteristic, evaluated at the quiescent operating point. For a linear resistive load, $r_2 = R$. For any type of load, it is true





Fig. 15.18 The small-signal output resistance r_2 is determined by the slope of the power source characteristic at the quiescent operating point

Table 15.2 Small-signal DCM switch model parameters

| Switch network | g_1 | j_1 | r_1 | g_2 | j_2 | r_2 |
|---------------------------------|--------------------------|---------------------------|---------------------------|----------------------------|---------------------------|---------------|
| General two-switch, Fig. 15.11a | 0 | $\frac{2V_1}{DR_e}$ | R_e | $\frac{2}{MR_e}$ | $\frac{2V_1}{DMR_e}$ | $M^2 R_e$ |
| Buck, Fig. 15.21a | $-\frac{1}{R_e}$ | $\frac{2(1-M)V_1}{DR_e}$ | R_e | $\frac{2-M}{MR_e}$ | $\frac{2(1-M)V_1}{DMR_e}$ | $M^2 R_e$ |
| Boost, Fig. 15.21b | $-\frac{1}{(M-1)^2 R_e}$ | $\frac{2MV_1}{D(M-1)R_e}$ | $\frac{(M-1)^2}{M^2} R_e$ | $\frac{2M-1}{(M-1)^2 R_e}$ | $\frac{2V_1}{D(M-1)R_e}$ | $(M-1)^2 R_e$ |

**Fig. 15.19** Small-signal ac model of the DCM buck-boost converter obtained by insertion of the switch network two-port small-signal model into the original converter circuit

that $r_2 = M^2 R_e(D)$. The parameters j_2 and g_2 describe how variations in the duty cycle $d(t)$ and in the average transistor voltage $\langle v_1(t) \rangle_{T_s}$ (which influence the average power $\langle p(t) \rangle_{T_s}$) lead to variations in the average diode current $\langle i_2(t) \rangle_{T_s}$. Values of the small-signal parameters in the DCM switch model of Fig. 15.17b are summarized in the top row of Table 15.2.

A small-signal model of the DCM buck-boost converter is obtained by replacing the transistor and diode of the converter with the switch model of Fig. 15.17b. The result is illustrated in Fig. 15.19. This equivalent circuit can now be solved using conventional linear circuit analysis techniques, to determine the transfer functions and other small-signal quantities of interest.

The small-signal equivalent circuit models of Fig. 15.19 contain two dynamic elements: capacitor C and inductor L . Control-to-output transfer functions obtained by solving this equivalent circuit model have two poles. It has been shown [71, 74, 126, 130, 131] that one of the poles, due to the capacitor C , appears at a low frequency, while the other pole (and a RHP zero) due to the inductor L , occurs at much higher frequency, close to or above the converter switching frequency. The small-signal equivalent circuit models have been derived from the large-signal averaged switch network equations (15.20) and (15.21). These equations are based on the approximation in Eq. (15.5), which states that the average inductor voltage, and therefore its small-signal ac voltage, is zero. This contradicts predictions of the resulting small-signal model in Fig. 15.19. As a result, we expect that the models derived in this section can be used to predict low-frequency dynamics, while predictions of the high-frequency dynamics due to the




Fig. 15.20 Low-frequency ac model obtained by neglecting inductor L dynamics. The buck, boost, or buck-boost converters can be modeled, by employing the appropriate parameters from Table 15.2

inductor L are of questionable validity. The origins, analysis, and more accurate predictions of high-frequency dynamics of DCM converters are discussed in Sect. 15.5.

A simple approximate way to determine the low-frequency small-signal transfer functions is to neglect the inductor high-frequency dynamics by simply shorting L in the equivalent circuit of Fig. 15.19. The simplified, first-order model is shown in Fig. 15.20.

The small-signal switch model can be employed to model other DCM converters, by simply replacing the transistor and diode with ports 1 and 2, respectively, of the two-port model of Fig. 15.17b. An alternative approach, which yields more convenient results in the analysis of the buck and boost converters, is to define the switch network as illustrated in Figs. 15.21a,b, respectively. These switch networks can also be modeled using the two-port small-signal equivalent circuit of Fig. 15.21c; however, new expressions for the parameters r_1 , j_1 , g_1 , etc., must be derived. These expressions are again found by linearizing the equations of the averaged switch network terminal currents.

Table 15.2 lists the small-signal parameters for the buck switch network of Fig. 15.21a (middle row) and for the boost switch network of Fig. 15.21b (bottom row). Insertion of the small-signal two-port model into the DCM buck and boost converters, together with shorting L to neglect the inductor high-frequency dynamics, leads to the same equivalent circuits shown in Fig. 15.20. The model parameters are given in Table 15.2.

The control-to-output transfer function $G_{vd}(s)$ is found by letting $\hat{v}_g = 0$ in Fig. 15.20. Solution for \hat{v} then leads to

$$G_{vd}(s) = \frac{\hat{v}}{\hat{d}} \Big|_{\hat{v}_g=0} = \frac{G_{d0}}{\left(1 + \frac{s}{\omega_p}\right)} \quad (15.57)$$

with

$$\begin{aligned} G_{d0} &= j_2(R||r_2) \\ \omega_p &= \frac{1}{(R||r_2)C} \end{aligned} \quad (15.58)$$

The line-to-output transfer function $G_{vg}(s)$ is found by letting $\hat{d} = 0$ in Fig. 15.20. One then obtains

$$G_{vg}(s) = \frac{\hat{v}}{\hat{v}_g} \Big|_{\hat{d}=0} = \frac{G_{g0}}{\left(1 + \frac{s}{\omega_p}\right)} \quad (15.59)$$




Fig. 15.21 A convenient way to model the switch networks of DCM buck and boost converters: (a) defined terminal quantities of the DCM buck switch network, (b) defined terminal quantities of the boost switch network, (c) two-port small-signal ac model. The model parameters are given in Table 15.2

with

$$G_{g0} = g_2(R||r_2) = M \quad (15.60)$$

Expressions for G_{d0} , G_{g0} , and ω_p are listed in Table 15.3, for the DCM buck, boost, and buck-boost converters with resistive loads [15, 135].

The ac modeling approach described in this section is both general and useful. The transistor and diode of a DCM converter can be simply replaced by the two-port network of Fig. 15.17b, leading to the small-signal ac model. Alternatively, the switch network can be defined as in Fig. 15.21a or b, and then modeled by the same two-port network, Fig. 15.21c. The small-signal converter model can then be solved via conventional circuit analysis techniques, to obtain the small-signal transfer functions of the converter.

Table 15.3 Salient features of DCM converter small-signal transfer functions

| Converter | G_{d0} | G_{g0} | ω_p |
|------------|---------------------------------|----------|------------------------|
| Buck | $\frac{2V}{D} \frac{1-M}{2-M}$ | M | $\frac{2-M}{(1-M)RC}$ |
| Boost | $\frac{2V}{D} \frac{M-1}{2M-1}$ | M | $\frac{2M-1}{(M-1)RC}$ |
| Buck-boost | $\frac{V}{D}$ | M | $\frac{2}{RC}$ |

15.3.1 Example: Control-to-Output Frequency Response of a DCM Boost Converter

As a simple numerical example, let us find the small-signal control-to-output transfer function of a DCM boost converter having the following element and parameter values:

$$\begin{aligned} R &= 12\Omega \\ L &= 5 \mu\text{H} \\ C &= 470 \mu\text{F} \\ f_s &= 100 \text{ kHz} \end{aligned} \quad (15.61)$$

The output voltage is regulated to be $V = 36 \text{ V}$. It is desired to determine $G_{vd}(s)$ at the operating point where the load current is $I = 3 \text{ A}$ and the dc input voltage is $V_g = 24 \text{ V}$.

The effective resistance $R_e(D)$ is found by solution of the dc equivalent circuit of Fig. 15.16b. Since the load current I and the input and output voltages V and V_g are known, the power source value P is

$$P = I(V - V_g) = (3 \text{ A})(36 \text{ V} - 24 \text{ V}) = 36 \text{ W} \quad (15.62)$$

The effective resistance is therefore

$$R_e = \frac{V_g^2}{P} = \frac{(24 \text{ V})^2}{36 \text{ W}} = 16 \Omega \quad (15.63)$$

The steady-state duty cycle D can now be found using Eq. (15.37):

$$D = \sqrt{\frac{2L}{R_e T_s}} = \sqrt{\frac{2(5 \mu\text{H})}{(16 \Omega)(10 \mu\text{s})}} = 0.25 \quad (15.64)$$

The expressions given in Table 15.3 for G_{d0} and ω_p of the boost converter can now be evaluated:

$$\begin{aligned} G_{d0} &= \frac{2V}{D} \frac{M-1}{2M-1} = \frac{2(36 \text{ V})}{(0.25)} \frac{\left(\frac{(36 \text{ V})}{(24 \text{ V})} - 1\right)}{\left(2\frac{(36 \text{ V})}{(24 \text{ V})} - 1\right)} = 72 \text{ V} \Rightarrow 37 \text{ dBV} \\ f_p &= \frac{\omega_p}{2\pi} = \frac{2M-1}{2\pi(M-1)RC} = \frac{\left(2\frac{(36 \text{ V})}{(24 \text{ V})} - 1\right)}{2\pi\left(\frac{(36 \text{ V})}{(24 \text{ V})} - 1\right)(12 \Omega)(470 \mu\text{F})} = 112 \text{ Hz} \end{aligned} \quad (15.65)$$




Fig. 15.22 Magnitude and phase of the control-to-output transfer function, DCM boost example. *Solid lines*: function and its asymptotes, approximate single-pole response predicted by the model of Fig. 15.20. *Dashed lines*: more accurate response that includes high-frequency inductor dynamics

A Bode diagram of the control-to-output transfer function is constructed in Fig. 15.22. The solid lines illustrate the magnitude and phase predicted by the approximate single-pole model of Fig. 15.20. The dashed lines are the predictions of the more accurate model discussed in Sect. 15.5, which include a second pole at $f_2 = 64$ kHz and a RHP zero at $f_z = 127$ kHz, arising from the inductor dynamics. Since the switching frequency is 100 kHz, the accuracy of the model at these frequencies cannot be guaranteed. Nonetheless, in practice, the lagging phase asymptotes arising from the inductor dynamics can be observed beginning at $f_2/10 = 6.4$ kHz.

15.4 Combined CCM/DCM Averaged Switch Simulation Model

All converters containing a diode rectifier operate in discontinuous conduction mode (DCM) if the load current is sufficiently low. In some cases, converters are purposely designed to operate in DCM. It is therefore of interest to develop averaged models suitable for simulation of converters that may operate in either CCM or DCM.

Figure 15.23 illustrates the general two-switch network, and the corresponding large-signal averaged models in CCM and DCM. The CCM averaged switch model, which is derived in Sect. 14.1, is an ideal transformer with $d':d$ turns ratio. In DCM, the large-signal averaged switch model is a loss-free resistor, as derived in Sect. 15.2. Our objective is to construct a combined CCM/DCM averaged switch model that reduces to the model of Fig. 15.23a or to the model of Fig. 15.23c depending on the operating mode of the converter. Let us define an effective switch conversion ratio $\mu(t)$, so that the averaged switch model in both modes has the same form as in CCM, as shown in Fig. 15.24. If the converter operates in CCM, then the switch conversion ratio $\mu(t)$ is equal to the switch duty cycle $d(t)$,

$$\mu = d \quad (15.66)$$




Fig. 15.23 Summary of averaged switch modeling: (a) general two-switch network, (b) averaged switch model in CCM, and (c) averaged switch model in DCM

If the converter operates in DCM, then the effective switch conversion ratio can be computed so that the terminal characteristics of the averaged switch model of Fig. 15.24 match the terminal characteristics of the loss-free resistor model of Fig. 15.23c. Matching the port 1 characteristics gives

$$\langle v_1(t) \rangle_{T_s} = \frac{1 - \mu}{\mu} \langle v_2(t) \rangle_{T_s} = R_e \langle i_1(t) \rangle_{T_s} \quad (15.67)$$

which can be solved for the switch conversion ratio μ ,

$$\mu = \frac{1}{1 + \frac{R_e \langle i_1(t) \rangle_{T_s}}{\langle v_2(t) \rangle_{T_s}}} \quad (15.68)$$





Fig. 15.24 A general averaged switch model using the equivalent switch conversion ratio μ

It can be verified that matching the port 2 characteristics of the models in Figs. 15.23c and 15.24 gives exactly the same result for the effective switch conversion ratio in DCM.

The switch conversion ratio $\mu(t)$ can be considered a generalization of the duty cycle $d(t)$ of CCM switch networks. Based on this approach, models and results developed for converters in CCM can be used not only for DCM but also for other operating modes or even for other converter configurations by simply replacing the switch duty cycle $d(t)$ with the appropriate switch conversion ratio $\mu(t)$ [71–74]. For example, if $M(d)$ is the conversion ratio in CCM, then $M(\mu)$, with μ given by Eq. (15.68), is the conversion ratio in DCM. The switch conversion ratio in DCM depends on the averaged terminal voltage and current, as well as the switch duty cycle d through the effective resistance $R_e = 2L/d^2T_s$. If the converter is completely unloaded, then the average transistor current $\langle i_1(t) \rangle_{T_s}$ is zero, and the DCM switch conversion ratio becomes $\mu = 1$. As a result, the dc output voltage attains the maximum possible value $V = V_g M(1)$. This is consistent with the results of the steady-state DCM analyses in Chap. 5 and Sect. 15.2.

To construct a combined CCM/DCM averaged switch model based on the general averaged switch model of Fig. 15.24, it is necessary to specify which of the two expressions for the switch conversion ratio to use: Eq. (15.66), which is valid in CCM, or Eq. (15.68), which is valid in DCM. At the CCM/DCM boundary, these two expressions must give the same result, $\mu = d$. If the load current decreases further, the converter operates in DCM, the average switch current $\langle i_1(t) \rangle_{T_s}$ decreases, and the DCM switch conversion ratio in Eq. (15.68) becomes greater than the switch duty cycle d . We conclude that the correct value of the switch conversion ratio, which takes into account operation in CCM or DCM, is the larger of the two values computed using Eq. (15.66) and Eq. (15.68).

Figure 15.25 shows an implementation of the combined CCM/DCM model as a SPICE subcircuit CCM-DCM1. This subcircuit has the same five interface nodes as the subcircuits CCM1 and CCM2 of Sect. 14.3.1. The controlled sources E_t and G_d model the port 1 (transistor) and port 2 (diode) averaged characteristics, as shown in Fig. 15.24. The switch conversion ratio μ is equal to the voltage $v(u)$ at the subcircuit node u . The controlled voltage source E_u computes the switch conversion ratio as the greater of the two values obtained from Eqs. (15.66) and (15.68). The controlled current source G_a , the zero-value voltage source V_a , and the resistor R_a form an auxiliary circuit to ensure that the solution found by the simulator has the transistor and the diode currents with correct polarities, $\langle i_1(t) \rangle_{T_s} > 0$, $\langle i_2(t) \rangle_{T_s} > 0$. The subcircuit parameters are the inductance L relevant for CCM/DCM operation, and the switching frequency f_s . The default values in the subcircuit are arbitrarily set to $L = 100\mu\text{H}$ and $f_s = 100\text{ kHz}$.



(b)

```
*****
* MODEL: CCM-DCM1
* Application: two-switch PWM converters, CCM or DCM
* Limitations: ideal switches, no transformer
*****
* Parameters:
*   L = equivalent inductance for DCM
*   fs = switching frequency
*****
* Nodes:
* 1: transistor positive (drain for an n-channel MOS)
* 2: transistor negative (source for an n-channel MOS)
* 3: diode cathode
* 4: diode anode
* 5: duty cycle control input
*****
.subckt CCM-DCM1 1 2 3 4 5
+ params: L=100u fs=1E5
Et 1 2 value={(1-v(u))*v(3,4)/v(u)}
Gd 4 3 value={(1-v(u))*i(Et)/v(u)}
Ga 0 a value={MAX(i(Et),0)}
Va a b
Ra b 0 1k
Eu u 0 table {MAX(v(5),
+ v(5)*v(5)/(v(5)*v(5)+2*L*fs*i(Va)/v(3,4)))} (0 0) (1 1)
.ends
*****
```



Fig. 15.25 Implementation of the combined CCM-DCM averaged switch model: (a) schematic symbol, (b) SPICE netlist

The SPICE subcircuit CCM-DCM1 of Fig. 15.25 can be used for dc, ac, and transient simulations of PWM converters containing a transistor switch and a diode switch. This subcircuit is included in the model library *switch.lib*. It can be modified further for use in converters with isolation transformer.

15.4.1 Example: CCM/DCM SEPIC Frequency Responses

As another example, consider the SEPIC of Fig. 15.26. According to Eq. (15.39), this converter operates in CCM if

$$\frac{V}{R} > \frac{1-D}{D} \frac{V_g}{R_e(D)} \quad (15.69)$$

**Fig. 15.26** SEPIC example**Fig. 15.27** SEPIC simulation example: averaged circuit model

where $R_e(D)$ is given by Eq. (15.38). Upon neglecting losses in the converter, one finds that the CCM conversion ratio is

$$\frac{V}{V_g} \approx \frac{D}{1 - D} \quad (15.70)$$

When Eqs. (15.38) and (15.70) are substituted into Eq. (15.69), the condition for operation in CCM becomes:

$$R < \frac{2(L_1 \| L_2)}{(1 - D)^2 T_s} = 46 \Omega \quad (15.71)$$

Figure 15.27 shows the averaged circuit model obtained by replacing the switch network with the CCM-DCM1 subcircuit of Fig. 15.25. A part of the circuit netlist is included in

Fig. 15.27. The connections and the parameters of the CCM-DCM1 subcircuit are defined by the X_{switch} line. In the SEPIC, the inductance parameter $L = 83.3 \mu\text{H}$ is equal to the parallel combination of L_1 and L_2 . The voltage source v_c sets the quiescent value of the duty cycle to $D = 0.4$, and the small-signal ac value to $\hat{d} = 1$. Ac simulation is performed on a linearized circuit model, so that amplitudes of all small-signal ac waveforms are directly proportional to the amplitude of the ac input, regardless of the input ac amplitude value. For example, the control-to-output transfer function is $G_{vd} = \hat{v}/\hat{d}$, where $\hat{v} = v(4)$ in the circuit of Fig. 15.27a. We can set the input ac amplitude to 1, so that the control-to-output transfer function G_{vd} can be measured directly as $v(5)$. This setup is just for convenience in finding small-signal frequency responses by simulation. For measurements of converter transfer functions in an experimental circuit (see Sect. 8.5), the actual amplitude of the small-signal ac variation \hat{d} would be set to a fraction of the quiescent duty cycle D . Parameters of the ac simulation are set by the .ac line in the netlist: the signal frequency is swept from the minimum frequency of 5 Hz to the maximum frequency of 50 kHz in 201 points per decade.

Figure 15.28 shows magnitude and phase responses of the control-to-output transfer function obtained by SPICE ac simulations for two different values of the load resistance: $R = 40 \Omega$, for which the converter operates in CCM, and $R = 50 \Omega$, for which the converter operates in DCM. For these two operating points, the quiescent (dc) voltages and currents in the circuit are nearly the same. Nevertheless, the frequency responses are qualitatively very different in the two operating modes. In CCM, the converter exhibits a fourth-order response with two pairs of high- Q complex-conjugate poles and a pair of complex-conjugate zeroes. Another RHP (right half-plane) zero can be observed at frequencies approaching 50 kHz. In DCM, there is a dominant low-frequency pole followed by a pair of complex-conjugate poles and a pair of




Fig. 15.28 Magnitude and phase responses of the control-to-output transfer function obtained by simulation of the SEPIC example, for two values of load resistance. For $R = 50 \Omega$, the converter operates in DCM (solid lines), and for $R = 40 \Omega$ the converter operates in CCM (dashed lines)

complex-conjugate zeroes. The frequencies of the complex poles and zeroes are very close in value. High-frequency dynamics contribute additional phase lag at higher frequencies.

In the design of a feedback controller around a converter that may operate in CCM or in DCM, one should take into account that the crossover frequency, the phase margin, and the closed-loop responses can be substantially different depending on the operating mode. This point is illustrated by the example of the next section.

15.4.2 Example: Loop Gain and Closed-Loop Responses of a Buck Voltage Regulator

A controller design for a buck converter example is discussed in Sect. 9.5.4. The converter and the block diagram of the controller are shown in Fig. 9.35. This converter system is designed to regulate the dc output voltage at $V = 15$ V for the load current up to 5 A. Let us test this design by simulation. An averaged circuit model of a practical realization of the buck voltage regulator described in Sect. 9.5.4 is shown in Fig. 15.29. The MOSFET and the diode switch are replaced by the averaged switch model implemented as the CCM-DCM1 subcircuit. The pulse-width modulator with $V_M = 4$ V is modeled according to the discussion in Sect. 7.3 as a dependent voltage source E_{pwm} controlled by the PWM input voltage v_x . The value of E_{pwm} is equal to $1/V_M = 0.25$ times the PWM input voltage v_x , with a limit for the minimum value set to 0.1 V, and a limit for the maximum value set to 0.9 V. The output of the pulse-width modulator is the control duty-cycle input to the CCM-DCM1 averaged switch subcircuit. Given the specified limits for E_{pwm} , the switch duty cycle $d(t)$ can take values in the range:

$$D_{\min} \leq d(t) \leq D_{\max} \quad (15.72)$$




Fig. 15.29 Buck voltage regulator example

where $D_{min} = 0.1$, and $D_{max} = 0.9$. Practical PWM integrated circuits often have a limit $D_{max} < 1$ for the maximum possible duty cycle. The voltage sensor and the compensator are implemented around an op amp LM324. With very large loop gain in the system, the steady-state error voltage is approximately zero, i.e., the dc voltages at the plus and the minus inputs of the op amp are almost the same,

$$v(5) = v_{ref} \quad (15.73)$$

As a result, the quiescent (dc) output voltage V is set by the reference voltage v_{ref} and the voltage divider comprised of R_1 , R_2 , R_4 :

$$V \frac{R_4}{R_1 + R_2 + R_4} = v_{ref} = 5 \text{ V} \quad (15.74)$$

By setting the ac reference voltage \hat{v}_{ref} to zero, one can find the combined transfer function of the voltage sensor and the compensator as:

$$H(s)G_c(s) = \frac{\hat{v}_y}{\hat{v}} = \frac{R_3 + \frac{1}{sC_3}}{R_1 + R_2 \parallel \frac{1}{sC_2}} \quad (15.75)$$

This transfer function can be written in factored pole-zero form as

$$G_{cm}H \frac{\left(1 + \frac{s}{\omega_z}\right)\left(1 + \frac{\omega_L}{s}\right)}{\left(1 + \frac{s}{\omega_p}\right)} \quad (15.76)$$

where

$$G_{cm}H = \frac{R_3}{R_1 + R_2} \quad (15.77)$$

$$f_z = \frac{\omega_z}{2\pi} = \frac{1}{2\pi R_2 C_2} \quad (15.78)$$

$$f_L = \frac{\omega_L}{2\pi} = \frac{1}{2\pi R_3 C_3} \quad (15.79)$$

$$f_p = \frac{\omega_p}{2\pi} = \frac{1}{2\pi (R_1 \parallel R_2) C_2} \quad (15.80)$$

The design described in Sect. 9.5.4 resulted in the following values for the gain and the corner frequencies:

$$G_{cm}H = 3.7(1/3) = 1.23, f_z = 1.7 \text{ kHz}, f_L = 500 \text{ Hz}, f_p = 14.5 \text{ kHz} \quad (15.81)$$

Eqs. (15.74) and (15.77) to (15.81) can be used to select the circuit parameter values. Let us (somewhat arbitrarily) choose $C_2 = 1.1 \text{ nF}$. Then, from Eq. (15.78), we have $R_2 = 85 \text{ k}\Omega$, and Eq. (15.80) yields $R_1 = 11 \text{ k}\Omega$. From Eq. (15.77) we obtain $R_3 = 120 \text{ k}\Omega$, and Eq. (15.79) gives $C_3 = 2.7 \text{ k}\Omega$. Finally, $R_4 = 47 \text{ k}\Omega$ is found from Eq. (15.74). The voltage regulator design can now be tested by simulations of the circuit in Fig. 15.29.

Loop gains can be obtained by simulation using exactly the same techniques described in Sect. 9.6 for experimental measurement of loop gains [137]. Let us apply the voltage injection technique of Sect. 9.6.1. An ac voltage source v_z is injected between the compensator output and the PWM input. This is a good injection point since the output impedance of the compensator built around the op amp is small, and the PWM input impedance is very large (infinity in the circuit model of Fig. 15.29). With the ac source amplitude set (arbitrarily) to 1, and no other ac sources in the circuit, ac simulations are performed to find the loop gain as

$$T(s) = \frac{\hat{v}_y}{\hat{v}_x} = -\frac{v(6)}{v(7)} \quad (15.82)$$

To perform ac analysis, the simulator first solves for the quiescent (dc) operating point. The circuit is then linearized at this operating point, and small-signal frequency responses are computed for the specified range of signal frequencies. Solving for the quiescent operating point involves numerical solution of a system of nonlinear equations. In some cases, the numerical solution does not converge and the simulation is aborted with an error message. In particular, convergence problems often occur in circuits with feedback, especially when the loop gain at dc is very large. This is the case in the circuit of Fig. 15.29. To help convergence when the simulator is solving for the quiescent operating point, one can specify approximate or expected values of node voltages using the .nodeset line as shown in Fig. 15.29. In this case, we know by design that the quiescent output voltage is close to 15 V ($v(3) = 15$), that the negative input of the op amp is very close to the reference ($v(5) = 5$), and that the quiescent duty cycle is approximately $D = V/V_g = 0.536$, so that $v(8) = 0.536$ V. Given these approximate node voltages, the numerical solution converges, and the following quiescent operating points are found by the simulator for two values of the load resistance R :

$$R = 3 \Omega, v(3) = 15.2 \text{ V}, v(5) = 5.0 \text{ V}, v(7) = 2.173 \text{ V}, v(8) = 0.543 \text{ V}, D = 0.543 \quad (15.83)$$

$$R = 25 \Omega, v(3) = 15.2 \text{ V}, v(5) = 5.0 \text{ V}, v(7) = 2.033 \text{ V}, v(8) = 0.508 \text{ V}, D = 0.508 \quad (15.84)$$

For the nominal load resistance $R = 3 \Omega$, the converter operates in CCM, so that $D = V/V_g$. For $R = 25 \Omega$, the same dc output voltage is obtained for a lower value of the quiescent duty cycle, which means that the converter operates in DCM.

The magnitude and phase responses of the loop gain found for the operating points given by Eqs. (15.83) and (15.84) are shown in Fig. 15.30. For $R = 3 \Omega$, the crossover frequency is $f_c = 5.3$ kHz, and the phase margin is $\phi_M = 47^\circ$, very close to the values ($f_c = 5$ kHz, $\phi_M = 52^\circ$) that we designed for in Sect. 9.5.4. At light load, for $R = 25 \Omega$, the loop gain responses are considerably different because the converter operates in DCM. The crossover frequency drops to $f_c = 390$ Hz, while the phase margin is $\phi_M = 55^\circ$.

The magnitude responses of the line-to-output transfer function are shown in Fig. 15.31, again for two values of the load resistance, $R = 3 \Omega$ and $R = 25 \Omega$. The open-loop responses are obtained by braking the feedback loop at node 8, and setting the dc voltage at this node to the quiescent value D of the duty cycle. For $R = 3 \Omega$, the open-loop and closed-loop responses can be compared to the theoretical plots shown in Fig. 9.45. At 100 Hz, the closed-loop magnitude response is $0.012 \Rightarrow -38$ dB. A 1 V, 100 Hz variation in $v_g(t)$ would induce a 12 mV variation in the output voltage $v(t)$. For $R = 25 \Omega$, the closed-loop magnitude response is $0.02 \Rightarrow -34$ dB,




Fig. 15.30 Loop gain in the buck voltage regulator example




Fig. 15.31 Line-to-output response of the buck voltage regulator example

which means that the 1 V, 100 Hz variation in $v_g(t)$ would induce a 20 mV variation in the output voltage. Notice how the regulator performance in terms of rejecting the input voltage disturbance is significantly worse at light load than at the nominal load.

A test of the transient response to a step change in load is shown in Fig. 15.32. The load current is initially equal to 1.5 A, and increases to $i_{LOAD} = 5$ A at $t = 0.1$ ms. When the converter is operated in open-loop at constant duty cycle, the response is governed by the natural time constants of the converter network. A large undershoot and long lightly damped oscillations can be observed in the output voltage. With the feedback loop closed, the controller dynamically adjusts the duty cycle $d(t)$ trying to maintain the output voltage constant. The output voltage drops by about 0.2 V, and it returns to the regulated value after a short, well-damped transient.




Fig. 15.32 Load transient response of the buck voltage regulator example

The voltage regulator example of Fig. 15.29 illustrates how the performance can vary significantly if the regulator is expected to supply a wide range of loads. In practice, further tests would also be performed to account for expected ranges of input voltages, and variations in component parameter values. Design iterations may be necessary to ensure that performance specifications are met under worst-case conditions.

15.5 High-Frequency Dynamics of Converters in DCM

As discussed in Sect. 15.3, transfer functions of converters operating in discontinuous conduction mode exhibit a dominant low-frequency pole. To correctly model the high-frequency dynamics of DCM converters, the approximation given by Eq. (15.5) must be removed, *i.e.*, one must account for the fact that the ac voltage across the inductor is not zero [130]. In this section, we show that the high-frequency dynamics of DCM converters are related to the sampling process associated with the pulse-width modulator and the nature of the response of the inductor current to duty-cycle perturbations [136].

Figure 15.33 shows details of steady-state and small-signal perturbed waveforms in a DCM converter. During the switching period shown, the inductor current ramps up from zero with a slope m_1 , and then ramps down to zero with a slope m_2 . It is assumed that converter voltages do not change appreciably so that the slopes m_1 and m_2 can be considered constant.

The PWM input signal $v_c(t)$ has a steady-state dc component V_c and a small-signal ac perturbation \hat{v}_c . During the switching period shown in Fig. 15.33, the transistor switch gate-drive waveform is extended by $\hat{d}T_s$, where $\hat{d} = \hat{v}_c/V_M$ and V_M is the amplitude of the PWM ramp. Figure 15.33d shows that the perturbation in the transistor gate-drive waveform is a pulse of length $\hat{d}T_s$, which occurs at the modulated edge of the gate-drive waveform. As a result, a perturbation in the inductor current waveform is observed. It is important to note that the converter waveforms are unaffected by the ac perturbation \hat{v}_c until the modulated (trailing) edge of the




Fig. 15.33 Steady-state and small-signal perturbed waveforms in a DCM converter

gate-drive signal. As shown in Fig. 15.33e, the inductor current ac perturbation is a trapezoidal pulse starting at the modulated edge of the gate-drive signal and extending over a time interval approximately equal to $D_2 T_s$.




Fig. 15.34 Impulse response of the small-signal perturbed inductor current waveforms in a DCM converter

In the small-signal limit, $\hat{d}T_s$ is very short, and the transitions in \hat{i}_L can be neglected. Hence, as illustrated in Fig. 15.34, the response from the perturbation in the gate-drive waveform to the inductor current perturbation can be viewed as a response from an impulse $\hat{d}T_s\delta(t)$ to a pulse of amplitude $(m_1 + m_2)\hat{d}T_s$ and length $D_2 T_s$. It should be noted that the unit impulse $\delta(t)$ occurs at the modulated edge of the gate-drive waveform. The impulse represents the small-signal sampling process that occurs at the modulated edge in the pulse-width modulator.

We are now in a position to explain the nature of the high-frequency dynamics of DCM converters in frequency domain. Let us derive a control-to-inductor current transfer function $G_{ic}(s) = \hat{i}_L/\hat{v}_c$ based on the time-domain waveforms shown in Figs. 15.33 and 15.34. In the derivations, a sampled variable x is denoted by a star, x^* .

In general, given a small-signal perturbation $\hat{v}_c(t)$, the corresponding duty-cycle perturbation is a sampled variable

$$\hat{d}^*(t) = \frac{\hat{v}_c(t)}{V_M} \sum_{k \rightarrow -\infty}^{k \rightarrow +\infty} \delta(t - kT_s) \quad (15.85)$$

The Laplace transform of Eq. (15.85) yields

$$\hat{d}^*(s) = \frac{1}{V_M} \frac{1}{T_s} \sum_{k \rightarrow -\infty}^{k \rightarrow +\infty} \hat{v}_c(s - jk\omega_s) \quad (15.86)$$

where $\omega_s = 2\pi f_s$. In time domain, the impulse response of the inductor current perturbation is shown in Fig. 15.34,

$$\hat{i}_L = (m_1 + m_2)\hat{dT}_s(h(t) - h(t - D_2 T_s)) \quad (15.87)$$

where $h(t)$ is the unit step function. The small-signal inductor current response resembles the response of a sample-and-hold to an impulse, i.e., a translation from a sampled variable to a continuous-time variable. Given the sampled nature of the duty-cycle perturbation, and the continuous-time nature of the converter states, it is appropriate to refer to the response in Eq. (15.87) as an *equivalent hold* [77].

The Laplace transform of the impulse response in Eq. (15.87) can be used to find the transfer function of the equivalent hold for the inductor current perturbation:

$$\mathcal{L}(\hat{i}_L(t)) = (m_1 + m_2)\hat{dT}_s \frac{1 - e^{-sD_2 T_s}}{s} \quad (15.88)$$

From (15.86) and (15.88), it follows that

$$\hat{i}_L^*(s) = \frac{(m_1 + m_2)T_s}{V_M} \frac{1 - e^{-sD_2 T_s}}{s} \frac{1}{T_s} \sum_{k \rightarrow -\infty}^{k \rightarrow +\infty} \hat{v}_c(s - jk\omega_s) \quad (15.89)$$

Given the sampled-data nature of a pulse-width modulated converter, it is not surprising that the inductor current spectrum consists of an infinite sum of responses to the images of $\hat{v}_c(s)$. Since we are interested only in the converter responses at frequencies well below the switching frequency, a control-to-inductor current "transfer function" can be obtained by retaining only the low-frequency ($k = 0$) portion of the spectrum of $\hat{i}_L(s)$,

$$G_{ic}(s) = \frac{\hat{i}_L}{\hat{v}_c} = \frac{(m_1 + m_2)}{V_M} \frac{1 - e^{-sD_2 T_s}}{s} \quad (15.90)$$

Note that the transfer function (15.90) is not a standard rational function of s . Instead, the transfer function contains an e^{-sDT_s} term, which is a result of the sampling process and the equivalent hold response illustrated in Fig. 15.34. From Eq. (15.90), an approximate rational transfer function can be obtained using an approximation known as the Padé approximation [138]. The first-order Padé approximation is given by:

$$e^{-sD_2T_s} \approx \frac{1 - \frac{s}{\omega_2}}{1 + \frac{s}{\omega_2}}, \quad (15.91)$$

where

$$f_2 = \frac{\omega_2}{2\pi} = \frac{1}{\pi D_2 T_s} = \frac{1}{D_2} \frac{f_s}{\pi}. \quad (15.92)$$

Applying (15.91) to (15.90) yields an approximate control-to-inductor current transfer function, including high-frequency dynamics,

$$G_{ic}(s) \approx \frac{(m_1 + m_2)D_2 T_s}{V_M} \frac{1}{1 + \frac{s}{\omega_2}} \quad (15.93)$$

where the pole frequency is given by Eq. (15.92). This expression for the high-frequency pole is general, valid for all basic converters operating in DCM. Since $0 < D_2 < 1$, Eq. (15.92) implies that the high-frequency pole is always greater than approximately one third of the switching frequency. Taking the steady-state solution for D_2 into account, the pole frequency can be found in terms of the conversion ratio M and the duty cycle D . For the basic converters, the results are summarized in Table 15.4. Although the derivation in this section has been focused on $G_{ic}(s)$ only, the same high-frequency pole can be found in all other DCM converter transfer functions.

Table 15.4 High-frequency pole in DCM converter control-to-output transfer functions

| Converter | High-frequency pole f_2 |
|------------|------------------------------------|
| Buck | $\frac{M}{D(1-M)} \frac{f_s}{\pi}$ |
| Boost | $\frac{M-1}{D} \frac{f_s}{\pi}$ |
| Buck-boost | $\frac{ M }{D} \frac{f_s}{\pi}$ |


It is important to reiterate that the high-frequency pole in frequency responses is an approximation to the responses represented by the converter time-domain dynamics illustrated in Fig. 15.34. In response to a duty-cycle perturbation, the inductor current perturbation is a pulse of length $D_2 T_s$. The longer the equivalent hold pulse, the longer time delay is between the duty-cycle perturbation and the perturbations in converter waveforms. In frequency domain, this corresponds to additional phase lag due to a lower frequency f_2 in the converter control-to-output responses. Since the equivalent hold extends over a fraction of a switching period, the resulting pole f_2 is very high, and the additional phase lag can usually be ignored in practice. The behavior discussed in Sect. 8.2.3, leading to the right half-plane zero in frequency responses of boost or buck-boost CCM converters, is present in DCM converters as well. An increase in duty cycle, for example, results in the output voltage temporarily moving in the opposite direction. However, in DCM converters this opposite-direction transient is also limited to a fraction of a switching period and has essentially no impact on the design or stability of control loops around DCM converters.

15.6 Summary of Key Points

1. In the discontinuous conduction mode, the average transistor voltage and current are proportional, and hence obey Ohm's law. An averaged equivalent circuit can be obtained by replacing the transistor with an effective resistor $R_e(d)$. The average diode voltage and current obey a power source characteristic, with power equal to the power effectively dissipated by R_e . In the averaged equivalent circuit, the diode is replaced with a dependent power source.
2. The two-port lossless network consisting of an effective resistor and power source, which results from averaging the transistor and diode waveforms of DCM converters, is called a loss-free resistor. This network models the basic power-processing functions of DCM converters, much in the same way that the ideal dc transformer models the basic functions of CCM converters.
3. The large-signal averaged model can be solved under equilibrium conditions to determine the quiescent values of the converter currents and voltages. Average power arguments can often be used.
4. A small-signal ac model for the DCM switch network can be derived by perturbing and linearizing the loss-free resistor network. The result has the form of a two-port y -parameter model. The model describes the small-signal variations in the transistor and diode currents, as functions of variations in the duty cycle and in the transistor and diode ac voltage variations.
5. To simplify the ac analysis of the DCM buck and boost converters, it is convenient to define two other forms of the small-signal switch model, corresponding to the switch networks of Figs. 15.21a and 15.21b. These models are also y -parameter two-port models, but have different parameter values.
6. The inductor dynamics of the DCM buck, boost, and buck-boost converters occur at high frequency, above or just below the switching frequency. Hence, in most cases the high-frequency inductor dynamics can be ignored. In the small-signal ac model, the inductance L is set to zero, and the remaining model is solved relatively easily for the low-frequency converter dynamics. The DCM buck, boost, and buck-boost converters exhibit transfer functions containing essentially a single low-frequency dominant pole.
7. The high-frequency dynamics of DCM converters are related to the sampling process associated with the pulse-width modulator and the nature of the response of the inductor current to duty-cycle perturbations.


PROBLEMS

- 15.1** Averaged switch modeling of a flyback converter. The converter of Fig. 15.35 operates in the discontinuous conduction mode. The two-winding inductor has a $1:n$ turns ratio and negligible leakage inductance, and can be modeled as an ideal transformer in parallel with primary-side magnetizing inductance L_p .
- (a) Sketch the transistor and diode voltage and current waveforms, and derive expressions for their average values.
 - (b) Sketch an averaged model for the converter that includes a loss-free resistor network, and give an expression for $R_e(d)$.

**Fig. 15.35** Flyback converter, Problem 15.1

- (c) Solve your model to determine the voltage ratio V/V_g in the discontinuous conduction mode.
- (d) Over what range of load current I is your answer of part (c) valid? Express the DCM boundary in the form $I < I_{crit}(D, R_e, V_g, n)$.
- (e) Derive an expression for the small-signal control-to-output transfer function $G_{vd}(s)$. You may neglect inductor dynamics.

15.2 Averaged switch modeling of a nonisolated Watkins–Johnson converter. The converter of Fig. 15.36 operates in the discontinuous conduction mode. The two-winding inductor has a 1:1 turns ratio and negligible leakage inductance, and can be modeled as an ideal transformer in parallel with magnetizing inductance L .

**Fig. 15.36** Watkins–Johnson converter, Problem 15.2

- (a) Sketch the transistor and diode voltage and current waveforms, and derive expressions for their average values.
- (b) Sketch an averaged model for the converter that includes a loss-free resistor network, and give an expression for $R_e(d)$.
- (c) Solve your model to determine the converter conversion ratio $M(D) = V/V_g$ in the discontinuous conduction mode. Over what range of load currents is your expression valid?

15.3 Sketch the steady-state output characteristics of the buck–boost converter: plot the output voltage V vs. the load current I , for several values of duty cycle D . Include both CCM and DCM operation, and clearly label the boundary between modes.

- 15.4** In the network of Fig. 15.37, the power source waveform $p(t)$ is given by

$$p(t) = 1000 \cos^2 377t$$

The circuit operates in steady state. Determine the rms resistor voltage $V_{R,rms}$.




Fig. 15.37 Network with a power source, Problem 15.4

- 15.5** Verify the expressions for G_{d0} and ω_p given in Table 15.3.

- 15.6** A certain buck converter operates with an input voltage of $V_g = 28$ V and an output voltage of $V = 15$ V. The load resistance is $R = 10\Omega$. Other element and parameter values are $L = 8\mu\text{H}$, $C = 220\mu\text{F}$, $f_s = 150\text{kHz}$.

- (a) Determine the value of R_e .
- (b) Determine the quiescent duty cycle D .
- (c) Sketch a Bode plot of the control-to-output transfer function $G_{vd}(s)$. Label the values of all salient features. You may neglect inductor dynamics.

- 15.7** Using the approach of Sect. 15.5, determine the control-to-output transfer function $G_{vd}(s)$ of a boost converter. Do not make the approximation $L \approx 0$.

- (a) Derive analytical expressions for the dc gain G_{d0} and the RHP zero frequency ω_z , as functions of M , R_e , D , V_g , L , C , and R .
- (b) With the assumption that C is sufficiently large and that L is sufficiently small, the poles of $G_{vd}(s)$ can be factored using the low- Q approximation. Do so, and express the two poles as functions of M , D , L , C , and R . Show that the low-frequency pole matches the expression in Table 15.3, and that the high-frequency pole is given by the expression in Table 15.4.



Techniques of Design-Oriented Analysis: Extra Element Theorems

Middlebrook's *Extra Element Theorem* (EET) is a powerful technique of Design-Oriented Analysis that aids in the analysis of complex circuits and systems, with the goal of deriving tractable equations that are useful for design. As with the Feedback Theorem of Chap. 13, it is based on linear superposition and the *null double injection* analysis technique.

The *Extra Element Theorem* exposes how a known transfer function is changed by addition of a new network element. Section 16.1 contains a derivation by null double injection, and Sect. 16.2 describes several examples of its use. This theorem is the basis for the Chap. 17 analysis of converter input filters. The EET is employed in Sect. 16.2.3 to gain an understanding of how to damp the internal resonance of the SEPIC.

The *n-Extra Element Theorem* (*n-EET*) is an extension of the EET to cover the simultaneous addition of multiple elements to a circuit. A useful application of the *n-EET* is the treatment of all reactive components as extra elements: a transfer function can be written as a normalized rational fraction with little or no algebra. This powerful technique can substantially extend the engineer's ability to perform tractable paper analysis and design of complex dynamical circuits. Section 16.3 describes this technique without proof, and includes several examples.

16.1 Extra Element Theorem

The *Extra Element Theorem* of R. D. Middlebrook [139–141] shows how a transfer function is changed by the addition of an impedance to the network. The theorem allows one to determine the effects of this extra element on any transfer function of interest, without solving the system all over again. The Extra Element Theorem is a powerful technique of design-oriented analysis. It leads to impedance inequalities which guarantee that an element does not substantially alter a transfer function. The Extra Element Theorem is employed in Chap. 17, where it leads to a relatively simple methodology for designing input filters that do not degrade the loop gains of switching regulators. It is also employed in Sect. 22.4, to determine how the load resistance affects the properties of a resonant inverter. In this section, Middlebrook's Extra Element Theorem is derived, based on the principle of superposition. Its application is illustrated via examples.




Fig. 16.1 How an added element changes a transfer function $G(s)$: (a) original conditions, before addition of new element; (b) addition of element having impedance $Z(s)$

16.1.1 Basic Result

Consider the linear circuit of Fig. 16.1a. This network contains an input $v_{in}(s)$ and an output $v_{out}(s)$. In addition, it contains a port whose terminals are open-circuited. It is assumed that the transfer function from $v_{in}(s)$ to $v_{out}(s)$ is known, and is given by

$$\frac{v_{out}(s)}{v_{in}(s)} = G(s) \Big|_{Z(s) \rightarrow \infty} \quad (16.1)$$

The Extra Element Theorem tells us how the transfer function $G(s)$ is modified when an impedance $Z(s)$ is connected between the terminals at the port, as in Fig. 16.1b. The result is

$$\frac{v_{out}(s)}{v_{in}(s)} = \left(G(s) \Big|_{Z(s) \rightarrow \infty} \right) \left(\frac{1 + \frac{Z_N(s)}{Z(s)}}{1 + \frac{Z_D(s)}{Z(s)}} \right) \quad (16.2)$$

The right-hand side terms involving $Z(s)$ account for the influence of $Z(s)$ on $G(s)$, and are known as the *correction factor*.

The Extra Element Theorem also applies to the dual form illustrated in Fig. 16.2. In this form, the transfer function is initially known under the conditions that the port is short-circuited. In Fig. 16.2b, the short circuit is replaced by the impedance $Z(s)$. In this case, the addition of the impedance $Z(s)$ causes the transfer function to become

$$\frac{v_{out}(s)}{v_{in}(s)} = \left(G(s) \Big|_{Z(s) \rightarrow 0} \right) \left(\frac{1 + \frac{Z(s)}{Z_N(s)}}{1 + \frac{Z(s)}{Z_D(s)}} \right) \quad (16.3)$$

The $Z_N(s)$ and $Z_D(s)$ terms in Eqs. (16.2) and (16.3) are identical. By equating the $G(s)$ expressions of Eqs. (16.2) and (16.3), one can show that

$$\frac{G(s)|_{Z(s) \rightarrow \infty}}{G(s)|_{Z(s) \rightarrow 0}} = \frac{Z_D(s)}{Z_N(s)} \quad (16.4)$$




Fig. 16.2 The dual form of the Extra Element Theorem, in which the extra element replaces a short circuit: (a) original conditions; (b) addition of element having impedance $Z(s)$

This is known as the *reciprocity relationship*.

The quantities $Z_N(s)$ and $Z_D(s)$ can be found by measuring impedances at the port. The term $Z_D(s)$ is the Thevenin equivalent impedance seen looking into the port, also known as the driving-point impedance. As illustrated in Fig. 16.3a, this impedance is found by setting the independent source $v_{in}(s)$ to zero, and then measuring the impedance between the terminals of the port:

$$Z_D(s) = \frac{v(s)}{i(s)} \Big|_{v_{in}(s)=0} \quad (16.5)$$

Thus, $Z_D(s)$ is the impedance between the port terminals when the input $v_{in}(s)$ is set to zero.

Determination of the impedance $Z_N(s)$ is illustrated in Fig. 16.3b. The term $Z_N(s)$ is found under the conditions that the output $v_{out}(s)$ is *nulled* to zero. A current source $i(s)$ is connected to the terminals of the port. In the presence of the input signal $v_{in}(s)$, the current $i(s)$ is adjusted so that the output $v_{out}(s)$ is nulled to zero. Under these conditions, the quantity $Z_N(s)$ is given by

$$Z_N(s) = \frac{v(s)}{i(s)} \Big|_{\substack{v_{out}(s) \rightarrow 0 \\ \text{null}}} \quad (16.6)$$

Note that *nulling* the output is not the same as *shorting* the output. If one simply shorted the output, then a current would flow through the short, which would induce voltage drops and currents in other elements of the network. These voltage drops and currents are not present when the output is nulled. The null condition of Fig. 16.3b does not employ any connections to the output of the circuit. Rather, the null condition is achieved by adjustment of the independent sources $v_{in}(s)$ and $i(s)$ in a special way that causes the output $v_{out}(s)$ to be zero. By superposition, $v_{out}(s)$ can be expressed as a linear combination of $v_{in}(s)$ and $i(s)$; therefore, for a given $v_{in}(s)$, it is always possible to choose an $i(s)$ that will cause $v_{out}(s)$ to be zero. Under these null conditions, $Z_N(s)$ is measured as the ratio of $v(s)$ to $i(s)$. In practice, the circuit analysis to find $Z_N(s)$ is simpler than analysis of $Z_D(s)$, because the null condition causes many of the signals within the circuit to be zero. Several examples are given in Sect. 16.2.

The input and output quantities need not be voltages, but could also be currents or other signals that can be set or nulled to zero. The next section contains a derivation of the Extra Element Theorem with a general input $u(s)$ and output $y(s)$.




Fig. 16.3 Determination of the quantities $Z_N(s)$ and $Z_D(s)$: (a) $Z_D(s)$ is the driving-point impedance at the port, and is measured with the input $v_{in}(s)$ set to zero; (b) $Z_N(s)$ is the impedance seen at the port under the condition that the output is nulled

16.1.2 Derivation

Figure 16.4a illustrates a general linear system having an input $u(s)$ and an output $y(s)$. In addition, the system contains an electrical port having voltage $v(s)$ and current $i(s)$, with the polarities illustrated. Initially, the port is open-circuited: $i(s) = 0$. The transfer function of this system, with the port open-circuited, is

$$G_{old}(s) = \frac{y(s)}{u(s)} \Big|_{i(s)=0} \quad (16.7)$$

The objective of the Extra Element Theorem is to determine the new transfer function $G(s)$ that is obtained when an impedance $Z(s)$ is connected to the port:

$$G(s) = \frac{y(s)}{u(s)} \quad (16.8)$$

The situation is illustrated in Fig. 16.4b. It can be seen that the conditions at the port are now given by

$$v(s) = -i(s)Z(s) \quad (16.9)$$




Fig. 16.4 Modification of a linear network by addition of an extra element: (a) original system; (b) modified system, with impedance $Z(s)$ connected at an electrical port

To express the new transfer function $G(s)$ in Eq. (16.8) in terms of the original transfer function $G_{old}(s)$ of Eq. (16.7), we use current injection at the port, as illustrated in Fig. 16.5. There are now two independent inputs: the input $u(s)$ and the independent current source $i(s)$. The dependent quantities $y(s)$ and $v(s)$ can be expressed as functions of these independent inputs using the principle of superposition:

$$y(s) = G_{old}(s)u(s) + G_i(s)i(s) \quad (16.10)$$

$$v(s) = G_v(s)u(s) + Z_D(s)i(s) \quad (16.11)$$




Fig. 16.5 Current injection at the electrical port, by addition of independent current source $i(s)$

where

$$G_{old}(s) = \left. \frac{y(s)}{u(s)} \right|_{i(s)=0} \quad (16.12)$$

$$G_i(s) = \left. \frac{y(s)}{i(s)} \right|_{u(s)=0} \quad (16.13)$$

$$Z_D(s) = \left. \frac{v(s)}{i(s)} \right|_{u(s)=0} \quad (16.14)$$

$$G_v(s) = \left. \frac{v(s)}{u(s)} \right|_{i(s)=0} \quad (16.15)$$

are the transfer functions from the independent inputs to the respective dependent quantities $y(s)$ and $v(s)$.

The transfer function $G(s)$ can be found by elimination of $v(s)$ and $i(s)$ from the system of equations (16.9) to (16.11), and solution for $y(s)$ as a function of $u(s)$. The result is

$$G(s) = \frac{y(s)}{u(s)} = G_{old}(s) - \frac{G_v(s)G_i(s)}{Z(s) + Z_D(s)} \quad (16.16)$$

This intermediate result expresses the new transfer function $G(s)$ as a function of the original transfer function $G_{old}(s)$ and the extra element $Z(s)$, as well as the quantities $Z_D(s)$, $G_v(s)$, and $G_i(s)$.

Equation (16.14) gives a direct way to find the quantity $Z_D(s)$. $Z_D(s)$ is the driving-point impedance at the port, when the input $u(s)$ is set to zero. This quantity can be found either by conventional circuit analysis or simulation, or by laboratory measurement.

Although $G_v(s)$ and $G_i(s)$ could also be determined from the definitions (16.13) and (16.15), it is preferable to eliminate these quantities, and instead express $G(s)$ as a function of the impedances at the given port. This can be accomplished via the following thought experiment. In the presence of the input $u(s)$, we adjust the independent current source $i(s)$ in the special way that causes the output $y(s)$ to be nulled to zero. The impedance $Z_N(s)$ is defined as the ratio of $v(s)$ to $i(s)$ under these null conditions:

$$Z_N(s) = \left. \frac{v(s)}{i(s)} \right|_{\substack{y(s) \rightarrow 0 \\ \text{null}}} \quad (16.17)$$

The value of $i(s)$ that achieves the null condition $y(s) \rightarrow 0$ can be found by setting $y(s) = 0$ in Eq. (16.10), as follows:

$$[G_{old}(s)u(s) + G_i(s)i(s)] \rightarrow 0 \quad (16.18)$$

Hence, the output $y(s)$ is nulled when the inputs $u(s)$ and $i(s)$ are related as follows:

$$u(s) \Big|_{\substack{y(s) \rightarrow 0 \\ \text{null}}} = -\frac{G_i(s)}{G_{old}(s)} i(s) \Big|_{\substack{y(s) \rightarrow 0 \\ \text{null}}} \quad (16.19)$$

Under this null condition, the voltage $v(s)$ is given by

$$\begin{aligned} v(s) \Big|_{\substack{y(s) \rightarrow 0 \\ \text{null}}} &= G_v(s)u(s) \Big|_{\substack{y(s) \rightarrow 0 \\ \text{null}}} + Z_D(s)i(s) \Big|_{\substack{y(s) \rightarrow 0 \\ \text{null}}} \\ &= \left(-\frac{G_v(s)G_i(s)}{G_{old}(s)} + Z_D(s) \right) i(s) \Big|_{\substack{y(s) \rightarrow 0 \\ \text{null}}} \end{aligned} \quad (16.20)$$

which follows from Eqs. (16.11) and (16.19). Substitution of Eq. (16.17) into Eq. (16.20) yields

$$v(s) \Big|_{\substack{y(s) \rightarrow 0 \\ \text{null}}} = Z_N(s)i(s) \Big|_{\substack{y(s) \rightarrow 0 \\ \text{null}}} = \left(-\frac{G_v(s)G_i(s)}{G_{old}(s)} + Z_D(s) \right) i(s) \Big|_{\substack{y(s) \rightarrow 0 \\ \text{null}}} \quad (16.21)$$

Hence,

$$Z_N(s) = Z_D(s) - \frac{G_v(s)G_i(s)}{G_{old}(s)} \quad (16.22)$$

Solution for the quantity $G_v(s)G_i(s)$ yields

$$G_v(s)G_i(s) = (Z_D(s) - Z_N(s))G_{old}(s) \quad (16.23)$$

Thus, the unknown quantities $G_v(s)$ and $G_i(s)$ can be related to $Z_N(s)$ and $Z_D(s)$, which are properties of the port at which the new impedance $Z(s)$ will be connected, and to the original transfer function $G_{old}(s)$.

The final step is to substitute Eq. (16.23) into Eq. (16.16), leading to

$$G(s) = G_{old}(s) - \frac{Z_D(s) - Z_N(s)}{Z(s) + Z_D(s)}G_{old}(s) \quad (16.24)$$

This expression can be simplified as follows:

$$G(s) = G_{old}(s) \left(\frac{1 + \frac{Z_N(s)}{Z(s)}}{1 + \frac{Z_D(s)}{Z(s)}} \right) \quad (16.25)$$

or,

$$G(s) = \left(G(s) \Big|_{Z(s) \rightarrow \infty} \right) \left(\frac{1 + \frac{Z_N(s)}{Z(s)}}{1 + \frac{Z_D(s)}{Z(s)}} \right) \quad (16.26)$$

This is the desired result. It states how the transfer function $G(s)$ is modified by addition of the extra element $Z(s)$. The right-most term in Eq. (16.26) is called the *correction factor*; this term gives a quantitative measure of the change in $G(s)$ arising from the introduction of $Z(s)$.

Derivation of the dual result, Eq. (16.3), follows similar steps.

16.1.3 Discussion

The general form of the Extra Element Theorem makes it useful for designing a system such that unwanted circuit elements do not degrade the desirable system performance already obtained. For example, suppose that we already know some transfer function or similar quantity $G(s)$, under simplified or ideal conditions, and have designed the system such that this quantity meets specifications. We can then use the Extra Element Theorem to answer the following questions:

- What is the effect of a parasitic element $Z(s)$ that was not included in the original analysis?
- What happens if we later decide to add some additional components having impedance $Z(s)$ to the system?
- Can we establish some conditions on $Z(s)$ that ensure that $G(s)$ is not substantially changed?

A common application of the Extra Element Theorem is the determination of conditions on the extra element that guarantee that the transfer function $G(s)$ is not significantly altered. According to Eqs. (16.2) and (16.26), this will occur when the correction factor is approximately equal to unity. The conditions are

$$\begin{aligned} \|Z(j\omega)\| &\gg \|Z_N(j\omega)\| \\ \|Z(j\omega)\| &\gg \|Z_D(j\omega)\| \end{aligned} \quad (16.27)$$

This gives a formal way to show when an impedance can be ignored: one can plot the impedances $\|Z_N(j\omega)\|$ and $\|Z_D(j\omega)\|$, and compare the results with a plot of $\|Z(j\omega)\|$. The impedance $Z(s)$ can be ignored over the range of frequencies where the inequalities (16.27) are satisfied.

For the dual case in which the new impedance is inserted where there was previously a short circuit, Eq. (16.3), the inequalities are reversed:

$$\begin{aligned}\|Z(j\omega)\| &\ll \|Z_N(j\omega)\| \\ \|Z(j\omega)\| &\ll \|Z_D(j\omega)\|\end{aligned}\quad (16.28)$$

This equation shows how to limit the magnitude $\|Z(j\omega)\|$, to avoid significantly changing the transfer function $G(s)$.

For quantitative design, Eqs. (16.27) and (16.28) raise an additional question: By what factor should $\|Z(j\omega)\|$ exceed (or be less than) $\|Z_N(j\omega)\|$ and $\|Z_D(j\omega)\|$, in order for the inequalities of Eq. (16.27) or (16.28) to be well satisfied? This question can be answered by plotting the magnitudes and phases of the correction factor terms, as a function of the magnitudes and phases of (Z/Z_N) and (Z/Z_D) .

Figure 16.6 shows contours of constant $\|1 + Z/Z_N\|$, as a function of the magnitude and phase of Z/Z_N . Figure 16.7 shows similar contours of constant $\angle(1 + Z/Z_N)$. It can be seen that, when $\|Z/Z_N\|$ is less than -20 dB, then the maximum deviation caused by the numerator $(1 + Z/Z_N)$ term is less than ± 1 dB in magnitude, and less than $\pm 7^\circ$ in phase. For $\|Z/Z_N\|$ less than -10 dB, the maximum deviation caused by the numerator $(1 + Z/Z_N)$ term is less than ± 3.5 dB in magnitude, and less than $\pm 20^\circ$ in phase.

Figures 16.8 and 16.9 contain contours of constant $\|1/(1 + Z/Z_D)\|$ and $\angle 1/(1 + Z/Z_D)$, respectively, as a function of the magnitude and phase of Z/Z_D . These plots contain minus signs because the terms appear in the denominator of the correction factor; otherwise, they are identical to Figs. 16.6 and 16.7. Again, for $\|Z/Z_D\|$ less than -20 dB, the maximum deviation caused by the denominator $(1 + Z/Z_D)$ term is less than ± 1 dB in magnitude, and less than $\pm 7^\circ$ in phase. For $\|Z/Z_D\|$ less than -10 dB, the maximum deviation caused by the denominator $(1 + Z/Z_D)$ term is less than ± 3.5 dB in magnitude, and less than $\pm 20^\circ$ in phase.

16.2 EET Examples

16.2.1 A Simple Transfer Function

The first example illustrates how the Extra Element Theorem can be used to find a transfer function essentially by inspection. We are given the circuit illustrated in Fig. 16.10. It is desired to solve for the transfer function

$$G(s) = \frac{v_2(s)}{v_1(s)} \quad (16.29)$$

and to express this transfer function in factored pole-zero form. One way to do this is to employ the Extra Element Theorem, treating the capacitor C as an “extra” element. As illustrated in Fig. 16.11, the electrical port is taken to be at the location of the capacitor, and the “original conditions” are taken to be the case when the capacitor impedance is infinite, i.e., an open circuit. Under these original conditions, the transfer function is given by the voltage divider composed of resistors R_1 , R_3 , and R_4 . Hence, $G(s)$ can be expressed as




Fig. 16.6 Contours of constant $\|1 + Z/Z_N\|$, as a function of the magnitude and phase of Z/Z_N




Fig. 16.7 Contours of constant $\angle(1 + Z/Z_N)$, as a function of the magnitude and phase of Z/Z_N

$$\frac{v_2(s)}{v_1(s)} = G(s) = \left(\frac{R_4}{R_1 + R_3 + R_4} \right) \frac{\left(1 + \frac{Z_N}{Z} \right)}{\left(1 + \frac{Z_D}{Z} \right)} \quad (16.30)$$

where $Z(s)$ is the capacitor impedance $1/sC$.




Fig. 16.8 Contours of constant $\|1 + Z/Z_D\|$, as a function of the magnitude and phase of Z/Z_D




Fig. 16.9 Contours of constant $\angle(1 + Z/Z_D)$, as a function of the magnitude and phase of Z/Z_D




Fig. 16.10 R - C circuit example of Sect. 16.2.1




Fig. 16.11 Manipulation of the circuit of Fig. 16.10 into the form of Fig. 16.11

The impedance $Z_D(s)$ is the Thevenin equivalent impedance seen at the port where the capacitor is connected. As illustrated in Fig. 16.12a, this impedance is found by setting the independent source $v_1(s)$ to zero, and then determining the impedance between the port terminals. The result is

$$Z_D = R_2 + R_1\parallel(R_3 + R_4) \quad (16.31)$$

Figure 16.12b illustrates determination of the impedance $Z_N(s)$. A current source $i(s)$ is connected to the port, in place of the capacitor. In the presence of the input $v_1(s)$, the current source $i(s)$ is adjusted so that the output $v_2(s)$ is nulled. Under these null conditions, the impedance $Z_N(s)$ is found as the ratio of $v(s)$ to $i(s)$.

It is easiest to find $Z_N(s)$ by first determining the effect of the null condition on the signals in the circuit. Since v_2 is nulled to zero, there is no current through the resistor R_4 . Since R_3 is connected in series with R_4 , there is also no current through R_3 , and hence no voltage across R_3 . Therefore, the voltage v_3 in Fig. 16.12b is equal to v_2 , i.e.,

$$v_3 = v_2 \xrightarrow{\text{null}} 0 \quad (16.32)$$

Therefore, the voltage v is given by iR_2 . The impedance Z_N is

$$Z_N(s) = \left. \frac{v(s)}{i(s)} \right|_{v_2 \rightarrow 0} = R_2 \quad (16.33)$$




Fig. 16.12 Measurement of the quantities $Z_N(s)$ and $Z_D(s)$: (a) determination of $Z_D(s)$; (b) determination of $Z_N(s)$

Note that, in general, the independent sources v_1 and i are nonzero during the Z_N measurement. For this example, the null condition implies that the current $i(s)$ flows entirely through the path composed of R_2 , R_1 , and v_1 .

The transfer function $G(s)$ is found by substitution of Eqs. (16.31) and (16.33) into Eq. (16.30):

$$G(s) = \left(\frac{R_4}{R_1 + R_3 + R_4} \right) \frac{(1 + sCR_2)}{(1 + sC[R_2 + R_1 \parallel (R_3 + R_4)])} \quad (16.34)$$

For this example, the result is obtained in standard normalized pole-zero form, because the capacitor is the only dynamic element in the circuit, and because the “original conditions,” in which the capacitor impedance tends to an open circuit, coincide with dc conditions in the circuit. A similar procedure can be applied to write the transfer function of a circuit, containing an arbitrary number of reactive elements, in normalized form via the n -Extra Element Theorem of Sect. 16.3.

16.2.2 An Unmodeled Element

In the simple $R-L-C$ low-pass filter illustrated in Fig. 16.13, the capacitor dielectric loss, contact (termination) resistance, and foil resistance are modeled by a series resistance R_{esr} , known as the capacitor *equivalent series resistance* (ESR). Physical capacitors can contain significant ESR, which can degrade performance and can also lead to failure when the power loss $I_{rms}^2 R_{esr}$ causes excessive temperature rise within the capacitor. The presence of ESR also alters the filter transfer function. In first-pass analysis of the transfer function, the ESR often is ignored (“unmodeled”); later, it may be desired to include the effects of this element in the analysis. The object of this simple example is to include the ESR in the filter transfer function, as an extra element.

The filter transfer function $G(s)$ is defined as

$$G(s) = \frac{v_2}{v_1} \quad (16.35)$$




Fig. 16.13 $R-L-C$ filter example

For the case $R_{esr} \rightarrow 0$, the filter transfer function is

$$G(s) \Big|_{R_{esr} \rightarrow 0} = \frac{1}{1 + \frac{sL}{R} + s^2 LC} \quad (16.36)$$

We can therefore employ the Extra Element Theorem to determine how nonzero ESR changes $G(s)$. As illustrated in Fig. 16.14, we view the “original circuit” as the case where the ESR is a short circuit, and addition of the “extra element” constitutes breaking this short circuit at the port as shown.




Fig. 16.14 Treating the capacitor ESR as an extra element

In the presence of the ESR, the transfer function becomes

$$G(s) = \left(G(s) \Big|_{R_{esr} \rightarrow 0} \right) \frac{\left(1 + \frac{Z(s)}{Z_N(s)} \right)}{\left(1 + \frac{Z(s)}{Z_D(s)} \right)} \quad (16.37)$$

where $Z(s)$ is equal to R_{esr} .




Fig. 16.15 Capacitor ESR example: (a) determination of $Z_D(s)$; (b) determination of $Z_N(s)$

Figure 16.15a illustrates determination of $Z_D(s)$. The input source $v_1(s)$ is set to zero, and the impedance between the terminals of the port is found. It can be seen that the impedance $Z_D(s)$ reduces to the capacitor impedance, in series with the parallel combination of the inductor impedance and the load resistance R :

$$Z_D(s) = \frac{1}{sC} + \left(R \parallel sL \right) = \frac{1 + \frac{sL}{R} + s^2 LC}{sC \left(1 + \frac{sL}{R} \right)} \quad (16.38)$$

Figure 16.15b illustrates determination of $Z_N(s)$. In the presence of the input source $v_1(s)$, a current $i(s)$ is injected at the port as shown. This current is adjusted such that the output $v_2(s)$ is nulled. Under these conditions, the quantity $Z_N(s)$ is given by $v(s)/i(s)$. It can be seen that when $v_2(s)$ is nulled, the voltage $v(s)$ is equal to the current $i(s)$ multiplied by the capacitor impedance $1/sC$. Therefore,

$$Z_N(s) = \left. \frac{v(s)}{i(s)} \right|_{v_2(s) \rightarrow 0} = \frac{1}{sC} \quad (16.39)$$

Note that, in general, $i(s)$ will not be equal to zero during the $Z_N(s)$ measurement. The null condition is achieved by setting the source $i(s)$ equal to the value $-v_1(s)/sL$. Thus, in the presence of nonzero R_{esr} , the transfer function $G(s)$ can be expressed as follows:

$$\begin{aligned} G(s) &= \left. \left(G(s) \right) \right|_{R_{esr} \rightarrow 0} \frac{\left(1 + \frac{R_{esr}}{Z_N(s)} \right)}{\left(1 + \frac{R_{esr}}{Z_D(s)} \right)} \\ &= \left(\frac{1}{1 + \frac{sL}{R} + s^2 LC} \right) \frac{(1 + sCR_{esr}))}{\left(1 + \frac{R_{esr}}{Z_D(s)} \right)} \end{aligned} \quad (16.40)$$

It can be seen that the correction factor adds a zero at frequency $\omega_z = 1/R_{esr}C$, arising from the Z_N term. The denominator Z_D term may additionally modify the transfer function; the denominator term has negligible effect provided that

$$R_{esr} \ll \|Z_D\| \quad (16.41)$$

We can now plot the impedance inequalities (16.28) to examine how addition of R_{esr} changes $G(s)$. The magnitudes of $Z_D(s)$ and $Z_N(s)$ are constructed in Fig. 16.16 for the values $L = 100 \mu\text{H}$, $C = 1 \mu\text{F}$, $R = 100 \Omega$, and $R_{esr} = 2 \Omega$, using the approximate graphical construction approach of Sect. 8.3.

Z_N is equal to the capacitor impedance; at low frequency, $R_{esr} \ll \|Z_N\|$. However, at high frequency $\|Z_N\|$ becomes small, and it is unavoidable that R_{esr} becomes greater than $\|Z_N\|$. This leads to the zero at frequency f_z , as noted previously.




Fig. 16.16 Construction of the magnitude impedance Bode plots of Z_N , Z_D , and R_{esr}

For the values given, $\|Z_D\| \gg R_{esr}$ at all frequencies except in the vicinity of the resonant frequency f_0 . In consequence, the denominator Z_D term of Eq. (16.40) is substantially equal to one, except near this resonant frequency. At the resonant frequency f_0 , Z_D is approximately equal to 1Ω , so that the denominator Z_D term becomes equal to

$$\left(1 + \frac{R_{esr}}{Z_D(s)}\right) = \left(1 + \frac{2 \Omega}{1 \Omega}\right) = 3 \quad (16.42)$$

This effectively reduces the transfer function Q -factor from 10 to approximately $10/3 = 3.33$.

By multiplying out Eq. (16.40), it can be verified that the exact transfer function $G(s)$ can be expressed as

$$G(s) = \frac{(1 + sCR_{esr})}{1 + s\left(\frac{L}{R} + R_{esr}C\right) + s^2LC\left(\frac{R + R_{esr}}{R}\right)} \quad (16.43)$$

The effect of the denominator Z_D term is to reduce the exact Q -factor from 10 to 3.37, and to reduce the resonant frequency f_0 from 15.9 kHz to 15.8 kHz.

16.2.3 SEPIC Example

As a third example, let us consider derivation and design of the small-signal transfer functions of the SEPIC. A small-signal SEPIC model is derived using average switch modeling in Sect. 14.1.3, with the result given in Fig. 14.7 and reproduced in Fig. 16.17. Analysis of the transfer function $G_{vd}(s)$ is tedious because of the convoluted nature of the circuit that results from averaged switch modeling. The Extra Element Theorem gives an alternate approach to solution of this circuit, leading to a simplified interpretation of the transfer functions. This approach also leads to insight into how to damp the internal resonance of this fourth-order system, so that the small-signal transfer functions are better behaved.

The difficulty in solution of the model of Fig. 16.17 arises from element C_1 , which provides a path parallel to the DC transformer to couple the input and output sections of the model. If this element were not present, solution of the circuit would be considerably simpler. Therefore, the strategy employed in this section is to let C_1 become an open circuit, and solve the much simpler model that is obtained. The Extra Element Theorem is then employed to incorporate the effects of C_1 into the transfer functions such as $G_{vd}(s)$. We define

$$G_{vd-bb} = \left. \frac{\hat{v}}{\hat{d}} \right|_{C_1 \rightarrow 0} \quad (16.44)$$

The Extra Element Theorem predicts that this transfer function can be written as follows:

$$G_{vd} = G_{vd-bb} \left(\frac{1 + \frac{Z_N}{Z}}{1 + \frac{Z_D}{Z}} \right) \quad (16.45)$$

with $Z = 1/sC_1$. The quantities Z_N , and Z_D are found using the Extra Element Theorem. The impedance Z_D is the driving-point impedance at the port where C_1 is connected. Equations (16.44)–(16.45) state that the control-to-output transfer function of the SEPIC is equal to that of an effective buck–boost converter G_{vd-bb} , multiplied by a correction factor that accounts for the effects of C_1 and its associated resonances.




Fig. 16.17 The small-signal averaged switch model of the SEPIC, Fig. 14.7




Fig. 16.18 When $C_1 \rightarrow 0$, the SEPIC model reduces to an effective buck-boost converter

When we let C_1 tend to an open circuit, the SEPIC model of Fig. 16.17 can be reduced to the effective buck-boost converter model illustrated in Fig. 16.18. The transfer functions of this circuit can now be found in the usual manner, as described in Chaps. 7 and 8. The transfer function from \hat{d} to \hat{v} is found by setting the \hat{v}_g source to zero and solving for \hat{v} , with the following result:

$$G_{vd-bb}(s) = \frac{V_g}{D'^2} \frac{1 - s \frac{L_1}{R} \left(\frac{D}{D'} \right)^2}{1 + s \left(\frac{L_2 + \left(\frac{D}{D'} \right)^2 L_1}{R} \right) + s^2 C_2 \left(L_2 + \left(\frac{D}{D'} \right)^2 L_1 \right)} \quad (16.46)$$

This expression is of the form


$$G_{vd-bb}(s) = G_{d0} \frac{1 - \frac{s}{\omega_z}}{1 + \frac{s}{Q_o \omega_o} + \left(\frac{s}{\omega_o} \right)^2} \quad (16.47)$$

with

$$\begin{aligned} G_{d0} &= \frac{V_g}{D'^2} \\ \omega_o &= \frac{1}{\sqrt{C_2 \left(L_2 + \left(\frac{D}{D'} \right)^2 L_1 \right)}} \\ Q_o &= R \sqrt{\frac{C_2}{L_2 + \left(\frac{D}{D'} \right)^2 L_1}} \\ \omega_z &= \frac{R}{L_1} \left(\frac{D'}{D} \right)^2 \quad (\text{RHP}) \end{aligned} \quad (16.48)$$

Thus, G_{vd-bb} contains quadratic poles and a RHP zero.

Derivation of Z_N is illustrated in Fig. 16.19. The \hat{v}_g source is set to zero. In the presence of \hat{d} , a current \hat{i}_{test} is injected into the port where C_1 would be connected. The sources are adjusted to null the output \hat{v} .

**Fig. 16.19** Derivation of Z_N

The quantity Z_N is given by

$$Z_N = \left. \frac{\hat{v}_{test}}{\hat{i}_{test}} \right|_{\hat{v} \rightarrow 0} \quad (16.49)$$

To analyze this circuit, we start with the null condition, and follow the signals towards the injection port. With the output voltage nulled $\hat{v} \rightarrow 0$, the current in the load resistance R and the output capacitance C_2 are also nulled. This implies that the current in the transformer secondary and primary windings are determined solely by the $\hat{d}I_2/DD'$ current source of the averaged switch model. Consequently, the primary current is $\hat{d}I_2/D'^2$ as shown. Additionally, the injection current \hat{i}_{test} flows entirely through inductor L_2 , and the voltage across L_2 is equal to $sL_2\hat{i}_{test}$. This voltage also appears across the transformer secondary, and can be employed to find the transformer primary voltage. This allows us to express the inductor L_1 voltage as:

$$\hat{v}_{L1} = -\frac{V_1 \hat{d}}{DD'} - sL_2\hat{i}_{test} \frac{D'}{D} \quad (16.50)$$

We can also write the loop equation

$$\hat{v}_{test} + \hat{v}_{L1} = sL_2\hat{i}_{test} \quad (16.51)$$

Finally, we can write the node equation

$$\frac{\hat{v}_{L1}}{sL_1} + \frac{\hat{d}I_2}{D'^2} + \hat{i}_{test} = 0 \quad (16.52)$$

Elimination of \hat{v}_{L1} and \hat{d} from Eqs. 16.50, 16.51, and 16.52, and solution for $\hat{v}_{test}/\hat{i}_{test}$, leads to the following expression for Z_N :

$$Z_N(s) = s(L_1 + L_2) \frac{\left(1 - s \frac{L_1||L_2}{R} \frac{D}{D'^2}\right)}{\left(1 - s \frac{D^2 L_1}{D'^2 R}\right)} \quad (16.53)$$

This equation is of the form

$$Z_N(s) = s(L_1 + L_2) \frac{\left(1 - \frac{s}{\omega_{zN}}\right)}{\left(1 - \frac{s}{\omega_z}\right)} \quad (16.54)$$

It should be noted that a null impedance such as Z_N is not a passive or driving-point impedance, and it is possible for this impedance to be negative or to contain RHP poles or zeroes. Equation (16.53) predicts that Z_N exhibits a low-frequency asymptote given by the series combination $s(L_1 + L_2)$, which is purely inductive and exhibits phase of $+90^\circ$. Z_N contains a RHP zero and a RHP pole; the RHP pole coincides with the RHP zero ω_z of G_{vd-bb} . The high-frequency asymptote is given by sL_2/D , which also is purely inductive with $+90^\circ$ phase.

The quantity Z_D is the driving-point impedance seen at the capacitor C_1 port, with the \hat{v}_g and \hat{d} sources set to zero. As illustrated in Fig. 16.20, a test current \hat{i}_{test} is injected at the port, and the port voltage \hat{v}_{test} is measured. Since there are no null conditions associated with Z_D , this quantity generally depends on all elements, and therefore the algebra is more complex.




Fig. 16.20 Derivation of Z_D

With some analysis and careful algebra, one can show that

$$Z_D(s) = s(L_1 + L_2) \frac{\left(1 + s \frac{L_1 \| L_2}{D'^2 R} + s^2 \frac{L_1 \| L_2}{D'^2} C_2\right)}{\left(1 + s \frac{L_2 + \left(\frac{D}{D'}\right)^2 L_1}{R} + s^2 C_2 \left(L_2 + \left(\frac{D}{D'}\right)^2 L_1\right)\right)} \quad (16.55)$$

This expression is of the form

$$Z_D(s) = s(L_1 + L_2) \frac{\left(1 + \frac{s}{Q_{zD}\omega_{zD}} + \left(\frac{s}{\omega_{zD}}\right)^2\right)}{\left(1 + \frac{s}{Q_o\omega_o} + \left(\frac{s}{\omega_o}\right)^2\right)} \quad (16.56)$$

with

$$\omega_{zD} = \frac{D'}{\sqrt{(L_1 \| L_2)C_2}} \quad (16.57)$$

$$Q_{zD} = D'R \sqrt{\frac{C_2}{L_1 \| L_2}} \quad (16.58)$$

The quantities G_{vd-bb} and Z_D have identical denominator polynomials.

Thus, the low-frequency asymptote of Z_D is equal to $s(L_1 + L_2)$. This asymptote is purely inductive, with a phase of $+90^\circ$. There are mid-frequency quadratic poles and zeroes; these may cause the mid-frequency asymptotes to become resistive or capacitive. The high-frequency asymptote is

$$s(L_1 + L_2) \left(\frac{\omega_p}{\omega_z}\right)^2 = s \left(\frac{L_1}{D'^2} \parallel \frac{L_2}{D'^2}\right) \quad (16.59)$$

which again is purely inductive with phase of $+90^\circ$.

16.2.4 Damping the SEPIC Internal Resonances

Consider a SEPIC having the following element values: input voltage $V_g = 18$ V, output voltage $V = 24$ V, switching frequency $f_s = 100$ kHz, inductances $L_1 = 100 \mu\text{H}$, $L_2 = 50 \mu\text{H}$, capacitances $C_1 = 22 \mu\text{F}$, $C_2 = 220 \mu\text{F}$, and load resistance $R = 5 \Omega$. With these element values, Eq. 16.48 predicts that G_{vd-bb} contains complex poles at $f_o = 711$ Hz with $Q_o = 4.9$. Additionally, G_{vd-bb} contains a RHP zero at 4.5 kHz.

The impedances Z_N (Eq. (16.53)), Z_D (Eq. (16.56)), and $Z = 1/sC_1$ are plotted in Fig. 16.21. At frequencies below approximately 2 kHz, the capacitor C_1 impedance is much greater in magnitude than either Z_N or Z_D . Hence the correction factor in Eq. (16.45) is approximately equal to 1, and the SEPIC G_{vd} is equal to the G_{vd-bb} of the effective buck-boost model. At frequencies above approximately 6 kHz, the capacitor C_1 impedance is much smaller in magnitude than both Z_N and Z_D . For this case, Eq. (16.45) reduces to:




Fig. 16.21 Magnitude and phase Bode plots of the impedances Z_N , Z_D , and $Z = 1/sC_1$ for the undamped SEPIC example. Dashed curves: Z_N and Z_D . Solid curves: Z

$$G_{vd} \rightarrow G_{vd-bb} \left. \frac{1 + \frac{Z_N}{Z}}{1 + \frac{Z_D}{Z}} \right|_{Z \rightarrow 0} = G_{vd-bb} \left(\frac{Z_N}{Z_D} \right) \quad (16.60)$$

Since Z_N and Z_D are both inductive above 6 kHz, the ratio (Z_N/Z_D) is constant, and hence G_{vd} is equal to G_{vd-bb} scaled by this constant.

The impedance $\|Z\|$ is equal in magnitude to $\|Z_N\|$ or $\|Z_D\|$ at 3 to 4 kHz. Note that the phase of the capacitor impedance $\angle Z$ is -90° , while the impedances Z_N and Z_D are essentially induc-

tive and have phases of approximately $+90^\circ$. Hence, at 3 to 4 kHz, the phases of Z/Z_N and Z/Z_D are approximately 180° , while the magnitudes are approximately equal to one. In the vicinity of these frequencies, the correction factor in Eq. (16.45) can vary substantially, according to Figs. 16.6 to 16.9. We expect the numerator and denominator terms of the correction factor to contain resonances at these frequencies.

Figure 16.22 contains a Bode plot of the control-to-output transfer functions $G_{vd-bb}(s)$ and $G_{vd}(s)$. The effective buck–boost model contains resonant poles and a RHP zero, leading to




Fig. 16.22 Magnitude and phase Bode plots of the undamped control-to-output transfer function, SEPIC example. Dashed curves: response of the effective buck–boost model G_{vd-bb} . Solid curves: response of SEPIC, including correction factor, G_{vd}




Fig. 16.23 Addition of damping network elements R_b and C_b to the SEPIC

a high-frequency phase asymptote of -270° . The correction factor contributes two additional high- Q poles and two RHP zeroes, in the vicinity of 3 kHz. These terms contribute an additional -360° of phase at high frequencies. Consequently, it is problematic to achieve an adequate phase margin in a feedback loop having a crossover frequency above 3 kHz.

The dynamics of the SEPIC can be considerably improved by addition of a damping network to C_1 , as illustrated in Fig. 16.23. This causes the “extra” impedance $Z(s)$ to become:

$$Z(s) = \frac{1}{sC_1} \left| \left(R_b + \frac{1}{sC_b} \right) \right| \quad (16.61)$$

The element values are chosen so that the impedance Z is dominated by the damping resistor R_b in the vicinity of the frequencies where $\|Z\|$ is equal to $\|Z_N\|$ or $\|Z_D\|$. The phase of Z tends closer to 0° , causing the phases of Z/Z_N and Z/Z_D to tend towards 90° . According to Figs. 16.6 to 16.9, the variation in the correction factor is much less extreme in this case. The damping network reduces the Q -factors of the poles and zeroes of the correction factor, and can also move its RHP zeroes into the left half-plane.

Capacitor C_b is a dc blocking capacitor that prevents a dc voltage from being applied to resistor R_b . This reduces the power loss that otherwise would be induced in R_b . The impedance of capacitor C_b should be substantially smaller than R_b at the frequencies where $\|Z\|$ is close to $\|Z_N\|$ or $\|Z_D\|$. Damping networks such as this R_b-C_b network are discussed in more detail in Chap. 17.

Figure 16.24 illustrates construction of the asymptotes of the impedances Z_N and Z_D for this example. Asymptotes for the impedance Z , including the $R_b - C_b$ damping network designed as described above, are overlayed. Again, the damping resistor R_b dominates the impedance Z at the frequencies where $\|Z\|$ is equal to $\|Z_N\|$ or $\|Z_D\|$. The values of R_b and C_b can now be selected so that these Z asymptotes are obtained.

A Bode plot of a damped Z , using the values $C_1 = 22\mu\text{F}$, $R_b = 2\Omega$, and $C_b = 100\mu\text{F}$, is illustrated in Fig. 16.25. The magnitude of Z is now equal to the magnitudes of Z_N or Z_D at frequencies in the vicinity of 2 kHz. At this frequency range, the phase of the damped Z is now approximately -45° .




Fig. 16.24 Construction of the magnitude asymptotes for Z_N , Z_D , and the damped Z

Figure 16.26 compares the resulting $G_{vd}(s)$ with $G_{vd-bb}(s)$. It can be observed that the Q -factors of the correction factor poles and zeroes are substantially reduced, and the RHP zeroes have moved to the left half-plane. These poles and zeroes nearly cancel. The magnitude and phase of $G_{vd}(s)$ now is approximately equal to that of the effective buck-boost converter model.

The SEPIC control-to-output transfer function $G_{vd}(s)$ naturally contains four poles and three RHP zeroes. The Extra Element Theorem approach shows how this transfer function can be viewed as a simpler effective buck-boost transfer function $G_{vd-bb}(s)$ containing two poles and one RHP zero, multiplied by a correction factor that accounts for the additional poles and zeroes. Further, the Extra Element Theorem approach provides a framework for designing a damping network that causes the correction factor poles and zeroes to approximately cancel. The resulting $G_{vd}(s)$ is then approximately equal to the much simpler $G_{vd-bb}(s)$.

16.3 The n -Extra Element Theorem

The n Extra Element Theorem (n EET) is an extension of Middlebrook's Extra Element Theorem to the case when multiple extra elements are added simultaneously to a circuit. Its major application is to write transfer functions directly as rational fractions, without need to perform loop and node analysis and algebraic manipulations. This is accomplished by treating each reactive component as an "extra" element that is added to the dc gain of the network. The method gives a physical interpretation to the coefficients of L and C in the standard normalized form of the transfer function, and it allows complex transfer functions to be derived nearly by inspection.

Use of the basic n EET to derive transfer functions is described here without proof, beginning with a simple example. Extensions involving inverted forms as special cases are also described. For a derivation and more general treatment of the n EET, the interested reader is referred to [141, 142].




Fig. 16.25 Magnitude and phase Bode plots of the impedances Z_N , Z_D , and Z for the damped SEPIC example. Dashed curves: Z_N and Z_D . Solid curves: Z

16.3.1 Introduction to the n -EET

Given a linear network containing n inductors and m capacitors, it is desired to find a transfer function $G(s) = y(s)/u(s)$. It is assumed here that this transfer function can be written as a rational fraction referenced to a dc gain, as follows:

$$G(s) = G_{dc} \frac{1 + a_1 s + a_2 s^2 + \dots + a_{n+m} s^{n+m}}{1 + b_1 s + b_2 s^2 + \dots + b_{n+m} s^{n+m}} \quad (16.62)$$




Fig. 16.26 Effects of R-C damping network on the control-to-output transfer function, SEPIC example. Dashed curves: response of the effective buck-boost model G_{vd-bb} . Solid curves: response of SEPIC, including correction factor, G_{vd}

Special cases whose transfer functions cannot be written in this manner, such as when $G(s)$ contains poles or zeroes at the origin, are treated in a later section. The method used here employs a generalization of the Extra Element Theorem, in which all of the inductors and capacitors are treated as “extra” elements, and are added simultaneously. The zeroes of $G(s)$ are found with the output nulled in the presence of the input, while the poles are found with the input set to zero. The method allows the coefficients $a_1, a_2, \dots, a_{n+m}, b_1, b_2, \dots, b_{n+m}$ to be found by evaluating the resistances seen looking into the inductor or capacitor ports under various special conditions.

Let us first define the following terminology:

DC state: the DC state of an inductor is a short circuit, and the DC state of a capacitor is an open circuit.

HF state: the high-frequency (HF) state of an inductor is an open circuit, and the HF state of a capacitor is a short circuit.

In the terminology of the Extra Element Theorem, the “original gain” of the circuit is the reference dc gain $G_{dc} = G(0)$, found with all dynamic elements set to their DC states. The transfer function s -coefficients depend on how the reactive elements change to their HF states, as explained below.

The general form of the coefficient of s^k has dimensions $(\text{Hz})^{-k}$, and is a sum of products of all combinations of terms of the form $R_x C_i$ and L_j / R_y which contain the proper dimensions. The R_x and R_y terms are found by application of the n EET, with injection at the terminals of the corresponding reactive element. In the case of denominator coefficients, the input source $u(s)$ is set to zero. For numerator coefficients, the transfer function output $y(s)$ is nulled.




Fig. 16.27 R - L - C circuit example

Consider the low-pass filter circuit of Fig. 16.27. It is desired to compute the transfer function $G(s) = v_2(s)/v_1(s)$. This transfer function contains two poles and no zeroes (why?), and can be written in the following form:

$$G(s) = G_{dc} \frac{1}{1 + b_1 s + b_2 s^2} \quad (16.63)$$

The dimensions of b_1 are $(\text{Hz})^{-1}$. The two possible terms in b_1 are

$$\frac{L}{R_a} \quad \text{and} \quad R_b C \quad (16.64)$$

The dimensions of b_2 are $(\text{Hz})^{-2}$. The only possible term in b_2 is of the form:

$$\left(\frac{L}{R_c}\right)(R_d C) \quad (16.65)$$

The n EET shows us how to easily find R_a , R_b , R_c , and R_d .

The dc gain G_{dc} is found by setting both reactive elements to their DC states, *i.e.*, the inductor is set to a short circuit and the capacitor is set to an open circuit. Under these conditions, the transfer function $G(s)$ reduces to that of a voltage divider:

$$G_{dc} = \frac{R_2}{R_1 + R_2} \quad (16.66)$$

As with the Z_D term of the EET, the terms in the denominator polynomial are found with the input source v_1 set to zero. The inductor and capacitor are treated as extra elements, and the circuit of Fig. 16.28 is obtained.




Fig. 16.28 $R-L-C$ circuit example: use of the n EET to find the denominator terms

Since the circuit contains two reactive elements, the denominator is a second-order polynomial that can be written in the following form:

$$\text{denominator} = 1 + s \left(\frac{L}{R_a} + R_b C \right) + s^2 \left(\frac{L}{R_c} R_d C \right) \quad (16.67)$$

The resistance R_a is the resistance seen at the inductor port (Port A), with the capacitor set to its DC state: Port B is treated as an open circuit. Under these conditions, the resistance between the terminals of Port A is the series combination of R_1 and R_2 :

$$R_a = R_1 + R_2 \quad (16.68)$$

In a similar manner, the resistance R_b is the resistance seen at the capacitor port (Port B) with the inductor set to its DC state: Port A is treated as a short circuit. Under these conditions, the resistance between the terminals of Port B is the parallel combination of R_1 and R_2 :

$$R_b = R_1 \parallel R_2 \quad (16.69)$$

For the coefficient of s^2 , there are two possible approaches that in principle lead to the same result. We can choose one of the terms (either R_c or R_d) to be the same as the corresponding s^1 term. For example, let us select the term associated with the inductor port, R_c , to be the same as in the s^1 coefficient:

$$R_c = R_a = R_1 + R_2 \quad (16.70)$$

Then R_d is the resistance looking into the capacitor port (Port B), with the inductor set to its high-frequency state, or open-circuited. With Port A open-circuited, the resistance between the terminals of Port B is seen to be

$$R_d = R_2 \quad (16.71)$$

Therefore, the transfer function $G(s)$ is

$$G(s) = \frac{R_2}{R_1 + R_2} \frac{1}{1 + s\left(\frac{L}{R_1 + R_2} + R_1\|R_2C\right) + s^2\left(LC\frac{R_2}{R_1 + R_2}\right)} \quad (16.72)$$

Thus, the coefficients in the transfer function can be found using some simple rules, without need for algebraic analysis. The reader may wish to verify the result of Eq. (16.72) via conventional analysis, and compare the amount of work required.

16.3.2 Procedure for DC-Referenced Functions

As illustrated in the simple example above, the denominator terms are found by setting the input $u(s)$ to zero, and evaluating the resistance seen at the given port under specific conditions. The numerator terms are found by null double injection in the presence of the input $u(s)$, to null the output $y(s)$. For a network containing a total of p independent reactive elements, the numerator and denominator polynomials may contain terms of order up to s^p . Terms within these polynomials of order s^q could include some or all combinations of the sums of products of reactive elements taken q at a time. The numerator and denominator polynomials are of the following form:

$$\begin{aligned} & 1 + s\left(\sum_{i=1}^n \frac{L_i}{R_i} + \sum_{i=1}^m R_i C_i\right) + s^2\left(\sum \sum \frac{L_i L_j}{R_i R_{j-i}} + \sum \sum \frac{L_i}{R_i} C_j R_{j-i} + \sum \sum C_i R_i C_j R_{j-i}\right) \\ & + s^3\left(\sum \sum \sum \frac{L_i L_j L_k}{R_i R_{j-i} R_{k-i}} + \sum \sum \sum \frac{L_i L_j}{R_i R_{j-i}} C_k R_{k-i} + \sum \sum \sum \frac{L_i}{R_i} C_j R_{j-i} C_k R_{k-i}\right. \\ & \left. + \sum \sum \sum C_i R_i C_j R_{j-i} C_k R_{k-i}\right) + s^4 \dots \end{aligned} \quad (16.73)$$

The n EET tells us how to easily find the resistances R_i , R_{j-i} , etc., in the above polynomial. In Eq. (16.73), the first subscript of each resistance (before the hyphen) denotes the port where the resistance is measured, while any additional subscripts (after the hyphen) denote ports that are set to their high-frequency states during this measurement. The order of these additional subscripts is irrelevant. The coefficients are determined using the following specific conditions:

Coefficients of s^1 : R_i is the resistance seen at port i with all other ports set to their DC states.

Coefficients of s^2 : R_i is the same term as in the corresponding coefficient of s^1 , i.e., the resistance seen at port i with all other ports set to their DC states. R_{j-i} is the resistance seen at port j , with all other ports *except port i* set to their DC states. Port i is set to its HF state.

Coefficients of s^3 : R_i and R_{j-i} are the same terms appearing in the coefficients of s^2 . R_{k-i} is the resistance seen at port k , with all other ports *except ports i and j* set to their DC states. Ports i and j are set to their HF states.

Higher-order terms: the above process continues for higher-order terms. The highest-order term will be measured at one port, with all other ports set to their HF states.

The orders of the terms in the above equation are irrelevant; for example, it can be shown by reciprocity that $R_{i-j}R_j = R_{j-i}R_i$ (with a similar result for higher-order terms). This implies that it does not matter which reactive element is set to the high-frequency state: either one can be chosen, and the appropriate resistance terms found, leading to a consistent result. Again, each term (*e.g.*, R_i) is found by current injection at the connections to the corresponding reactive element (*e.g.*, in place of L_1). For denominator terms, the transfer function input is set to zero. For numerator terms, the output is nulled by adjusting the current injection at the port, in the presence of the transfer function input source. For each coefficient, it is necessary to derive only one new term; the other terms are identical to the corresponding terms in a previous lower-order coefficient.

By following the above rules, the transfer function can be written directly, without need for algebraic manipulations. Admittedly, some practice is required to become facile with these rules; nonetheless, the effort required to write exact expressions for complex circuits can be considerably reduced.

16.4 *n*-EET Examples

16.4.1 Two-Section *L*–*C* Filter

As another example of the *n*EET, consider the two-section *L*–*C* filter of Fig. 16.29. Since this circuit has four reactive elements, we expect the transfer function $G(s) = v_2(s)/v_1(s)$ to have four poles. We also expect the high-frequency asymptote to have a –80 dB/decade slope: at high frequency each inductor tends to an open circuit and each capacitor tends to a short circuit, with each element leading to reduction of the gain of the path between the input and output of the filter. Hence, we expect that this filter circuit contains no zeroes.




Fig. 16.29 Two-section *L*–*C* filter example

The DC gain G_{dc} is found by setting all reactive elements to their dc states; the input is then directly connected to the output, and so G_{dc} is equal to one. Thus the transfer function is of the form:

$$G(s) = \frac{1}{1 + b_1 s + b_2 s^2 + b_3 s^3 + b_4 s^4} \quad (16.74)$$





Fig. 16.30 Two-section L - C filter example: finding the denominator terms

The denominator polynomial is found when the input $v_1(s)$ is set to zero. The circuit can then be written as in Fig. 16.30. We now apply the procedure of Sect. 16.3.2 to this circuit, finding the driving-point impedances at the ports with the other ports set to their DC or HF states as required. The results are summarized in Table 16.1.

Table 16.1 Derivation of Denominator Terms, Two-Section L - C Filter Example

| Term | States of Ports / Reactive Elements | | | | Result |
|--|-------------------------------------|-----------------|-----------------|-----------------|---------------------|
| | L_1 Port A | L_2 Port B | C_1 Port C | C_2 Port D | |
| $\frac{sL_1}{R_a}$ | Measurement | DC/short | DC/open | DC/open | $R_a = R$ |
| $\frac{sL_2}{R_b}$ | DC/short | Measurement | DC/open | DC/open | $R_b = R$ |
| sC_1R_c | DC/short | DC/short | Measurement | DC/open | $R_c = 0$ |
| sC_2R_d | DC/short | DC/short | DC/open | Measurement | $R_d = 0$ |
| $s^2 \frac{L_1L_2}{R_aR_{b-a}}$ | HF/open | Measurement | DC/open | DC/open | $R_{b-a} = \infty$ |
| $s^2 \frac{L_1}{R_a} C_1 R_{c-a}$ | HF/open | DC/short | Measurement | DC/open | $R_{c-a} = R$ |
| $s^2 \frac{L_1}{R_a} C_2 R_{d-a}$ | HF/open | DC/short | DC/open | Measurement | $R_{d-a} = R$ |
| $s^2 \frac{L_2}{R_b} C_1 R_{c-b}$ | DC/short | HF/open | Measurement | DC/open | $R_{c-b} = 0$ |
| $s^2 \frac{L_2}{R_b} C_2 R_{d-b}$ | DC/short | HF/open | DC/open | Measurement | $R_{d-b} = R$ |
| $s^2 C_1 R_c C_2 R_{d-c}$ | DC/short | DC/short | HF/short | Measurement | $R_{d-c} = 0$ |
| $s^3 \frac{L_1}{R_a} C_1 R_{c-a} \frac{L_2}{R_{b-ac}}$ | HF/open | Measurement | HF/short | DC/open | $R_{b-ac} = R$ |
| $s^3 \frac{L_1}{R_a} C_2 R_{d-a} \frac{L_2}{R_{b-ad}}$ | HF/open | Measurement | DC/open | HF/short | $R_{b-ad} = \infty$ |
| $s^3 \frac{L_1}{R_a} C_2 R_{d-a} C_1 R_{c-ad}$ | HF/open | DC/short | Measurement | HF/short | $R_{c-ad} = 0$ |
| $s^3 \frac{L_2}{R_b} C_2 R_{d-b} C_1 R_{c-bd}$ | DC/short | HF/open | Measurement | HF/short | $R_{c-bd} = 0$ |
| $s^4 \frac{L_1}{R_a} C_1 R_{c-a} \frac{L_2}{R_{b-ac}} C_2 R_{d-abc}$ | HF/open | HF/open | HF/short | Measurement | $R_{d-abc} = R$ |

Fig. 16.31 Finding R_a

For the denominator term sL_1/R_a , the coefficient R_a is the resistance between the Port a terminals, with the reactive elements of the remaining ports set to their dc states. As illustrated in Fig. 16.31, inductor L_2 at Port b becomes a short circuit, while capacitors C_1 and C_2 at Ports c and d become open circuits. It can be seen that R_a is equal to R . The remaining s^1 terms of Table 16.1 are left to the reader to verify.



Fig. 16.32 Finding R_{b-a}

Figure 16.32 illustrates determination of R_{b-a} , as needed in the denominator term


$$s^2 \left(\frac{L_1}{R_a} \right) \left(\frac{L_2}{R_{b-a}} \right) \quad (16.75)$$

The R_a term coincides with the result derived in the previous paragraph. The term R_{b-a} is the resistance between the Port b terminals, with the element L_1 at Port a set to its high-frequency state (an open circuit). The remaining reactive elements C_1 and C_2 are set to their dc states (open circuits). It can be seen that Port b becomes an open circuit under these conditions, and hence $R_{b-a} = \infty$. In consequence, the denominator s^2 term of Eq. (16.75) is equal to zero. The remaining s^2 terms of Table 16.1 are left to the reader to verify.

Let us consider next the denominator term $s^3 L_1 L_2 C_1 / R_x$. One way to approach solution for this term is to apply the result of the previous paragraph to express this term as $s^3 (L_1/R_a)(L_2/R_{b-a})(C_1 R_{c-ab})$. However, since the result of the previous paragraph was $R_{b-a} = \infty$, such an approach will lead to an indeterminate result with $R_{c-ab} = \infty$ (try it!). Instead, we should base our approach on an s^2 term that is nonzero. By examination of Table 16.1, one can see that the term $s^2 (L_1/R_a)(C_1 R_{c-a})$ is nonzero. Therefore, let us determine R_{b-ac} , as needed to express this denominator term as $s^3 (L_1/R_a)(C_1 R_{c-a})(L_2/R_{b-ac})$. As illustrated in Fig. 16.33, the quantity R_{b-ac} is equal to the resistance between the Port b terminals when L_1 and C_1 are set to their high-frequency states, and C_2 remains in its dc state. It can be seen that $R_{b-ac} = R$. The remaining s^3 terms of Table 16.1 are also left to the reader to verify.

**Fig. 16.33** Finding R_{b-ac}

There is a single s^4 term. To find this term, we should begin with a nonzero s^3 term. The result of the previous paragraph is such a term. Hence, let us express the s^4 term in the form $s^4(L_1/R_a)(C_1R_{c-a})(L_2/R_{b-ac})(C_2R_{d-abc})$. As illustrated in Fig. 16.34, the quantity R_{d-abc} is the resistance between the Port d terminals when the elements at Ports a , b , and c are set to their high-frequency states. By examination of Fig. 16.34, it can be seen that $R_{d-abc} = R$.

**Fig. 16.34** Finding R_{d-abc}

The results of Table 16.1 predict that the denominator polynomial is

$$\begin{aligned} \text{denominator} = & 1 + s \left(\frac{L_1}{R} + \frac{L_2}{R} + C_1 \cdot 0 + C_2 \cdot 0 \right) + \\ & s^2 \left(\frac{L_1 L_2}{R \infty} + \frac{L_1}{R} C_1 R + \frac{L_1}{R} C_2 R + \frac{L_2}{R} C_1 \cdot 0 + \frac{L_2}{R} C_2 R + C_1 \cdot 0 C_2 \cdot 0 \right) + \\ & s^3 \left(\frac{L_1}{R} C_1 R \frac{L_2}{R} + \frac{L_1}{R \infty} L_2 C_2 R + \frac{L_1}{R} C_2 R C_1 \cdot 0 + \frac{L_2}{R} C_2 R C_1 \cdot 0 \right) + \\ & s^4 \left(\frac{L_1}{R} \frac{L_2}{R} C_1 R C_2 R \right) \end{aligned} \quad (16.76)$$

Upon elimination of terms that evaluate to zero, the transfer function $G(s)$ can then be written as:

$$G(s) = \frac{1}{1 + s \left(\frac{L_1 + L_2}{R} \right) + s^2 \left(L_1 (C_1 + C_2) + L_2 C_2 \right) + s^3 \left(\frac{L_1 L_2 C_1}{R} \right) + s^4 \left(L_1 L_2 C_1 C_2 \right)} \quad (16.77)$$

Thus, the coefficients in the transfer function of this somewhat complex fourth-order filter circuit are found through a sequence of simple circuit evaluations. With practice, one can perform these evaluations quickly using the schematic of Fig. 16.30. Additionally, terms derived in other ways can be checked using this approach. The *n*EET approach is particularly advantageous when circuit contains multiple resistors and more complex interconnections.

It should also be noted that, if we had not had the insight that $G(s)$ contains no zeroes, we could have employed the procedure of Sect. 16.3.2 to compute the numerator polynomial. We would have found that the numerator terms of order s^1 to s^4 are zero.

16.4.2 Bridge-T Filter Example

As a third example, consider the Bridge-T filter circuit of Fig. 16.35. Conventional analysis of the transfer function $G(s) = v_2(s)/v_1(s)$ for this circuit is somewhat onerous because of element C_2 . Let us derive this transfer function using the nEET.

Since there are two reactive elements, we expect $G(s)$ to contain two poles. Additionally, we expect the high-frequency asymptote of $G(s)$ to be equal to one because capacitor C_2 tends to zero impedance at high frequency, shorting the output to the input. Therefore $G(s)$ must contain two zeroes, so that its high-frequency magnitude asymptote has a slope of 0 dB/decade. Hence the transfer function is of the form

$$G(s) = G_{dc} \frac{1 + a_1 s + a_2 s^2}{1 + b_1 s + b_2 s^2} \quad (16.78)$$

Analysis requires application of the procedure of Sect. 16.3.2 twice. First, null double injection is employed to find the numerator polynomial under the conditions that the output v_2 is nulled. A subscript N is appended to the resistance names, to distinguish these numerator terms from




Fig. 16.35 Bridge-T filter example

the similarly named denominator terms. Second the procedure of Sect. 16.3.2 is applied under the conditions that the input v_1 is set to zero, to find the denominator polynomial. A subscript D is appended to the names of the denominator resistance terms.

First consider determination of the zeroes of $G(s)$. The numerator polynomial can be expressed in the form:

$$\text{numerator} = 1 + s(C_1 R_{Na} + C_2 R_{Nb}) + s^2 C_1 R_{Na-b} C_2 R_{Nb} \quad (16.79)$$

Here, capacitor C_1 is connected at Port a and capacitor C_2 is connected at Port b .

Figure 16.36 illustrates the determination of R_{Na} . Capacitor C_2 is set to its dc state (open circuit at Port b). In the presence of the input source v_1 , a current source i_{test} is applied at Port a , and the two sources are adjusted to null the output v_2 . One follows this null condition towards




Fig. 16.36 Determination of numerator R_{Na}

the injection point to find the Port *a* voltage v_{test} . With the output voltage nulled, the current through resistor R_3 is also nulled. Since there is no current through the open-circuited Port *b*, the current through resistor R_2 must also be nulled. By Ohm's law, the voltage across R_2 is zero, and hence the voltage v_{test} is zero. Therefore, the numerator R_{Na} is

$$R_{Na} = \left. \frac{v_{test}}{i_{test}} \right|_{v_2 \rightarrow 0} = 0 \quad (16.80)$$

The quantity R_{Nb} is found in a similar manner. In the presence of the input v_1 , current injection is applied at the C_2 port (Port *b*) and adjusted to null the output v_2 . Capacitor C_1 is set to its dc state, and hence Port *a* becomes an open circuit. This measurement is illustrated in Fig. 16.37. Since the current through resistor R_3 is nulled to zero, the current i_{test} must flow through resistors R_2 and R_1 . Therefore the voltage v_{test} is equal to $i_{test}(R_1 + R_2)$, and the numerator R_{Nb} is given by:

$$R_{Nb} = \left. \frac{v_{test}}{i_{test}} \right|_{v_2 \rightarrow 0} = R_1 + R_2 \quad (16.81)$$




Fig. 16.37 Determination of numerator R_{Nb}

To find R_{Na-b} , the current i_{test} is injected at Port *a*, and capacitor C_2 is set to its high-frequency state (Port *b* is shorted). The independent sources v_1 and i_{test} are adjusted to null

the output v_2 . This experiment is illustrated in Fig. 16.38. For this particular circuit, the shorting of Port b causes the output v_2 to be equal to the input v_1 , and hence the output null condition cannot be achieved unless the input voltage source v_1 is zero. Under this condition, the current i_{test} flows through the parallel combination of R_1 and R_2 , and hence v_{test} is equal to $i_{test}R_1\parallel R_2$. The numerator R_{Na-b} is given by

$$R_{Na-b} = \left. \frac{v_{test}}{i_{test}} \right|_{v_2 \rightarrow 0} = R_1 \parallel R_2 \quad (16.82)$$

Upon insertion of Eqs. (16.80)–(16.82) into Eq. (16.79), one finds that the numerator polynomial is given by

$$\text{numerator} = 1 + sC_2(R_1 + R_2) + s^2C_1C_2R_1R_2 \quad (16.83)$$

Next consider determination of the poles of $G(s)$. The denominator polynomial can be expressed in the form:

$$\text{denominator} = 1 + s(C_1R_{Da} + C_2R_{Db}) + s^2C_1R_{Da-b}C_2R_{Db} \quad (16.84)$$

The driving-point resistances R_{Da} , R_{Db} , and R_{Da-b} are found with the input source v_1 set to zero.

Figure 16.39 illustrates the determination of R_{Da} . Capacitor C_2 is set to its dc state (open circuit at Port b), and the input source v_1 is set to zero (short circuit). The resistance between the Port a terminals is found, with the result

$$R_{Da} = R_1 \parallel (R_2 + R_3) \quad (16.85)$$

Fig. 16.38 Determination of numerator R_{Na-b}





Fig. 16.39 Determination of denominator R_{Da}



The quantity R_{Db} is found in a similar manner: it is the resistance between the Port (b) terminals with capacitor C_1 set to its dc state (open circuit at Port a) and with the input source v_1 set to zero. The result is

$$R_{Db} = R_3 \parallel (R_1 + R_2) \quad (16.86)$$

Figure 16.40 illustrates the determination of R_{Da-b} . Capacitor C_2 is set to its high-frequency state (short circuit at Port b), and the input source v_1 is set to zero (short circuit). The resistance between the Port a terminals is found, with the result

$$R_{Da-b} = R_1 \parallel R_2 \quad (16.87)$$




Fig. 16.40 Determination of denominator R_{Da-b}

Hence, the denominator polynomial is

$$\begin{aligned} \text{denominator} &= 1 + s \left[C_1 \left(R_1 \parallel (R_2 + R_3) \right) + C_2 \left(R_3 \parallel (R_1 + R_2) \right) \right] + \\ &\quad s^2 \left[C_1 C_2 \left(R_1 \parallel (R_2 + R_3) \right) \left(R_1 \parallel R_2 \right) \right] \end{aligned} \quad (16.88)$$

Finally, the dc gain G_{dc} is found by setting all reactive elements to their dc states, and then solving for the transfer function. The result is found using the voltage divider formula to obtain

$$G_{dc} = \frac{R_3}{R_1 + R_2 + R_3} \quad (16.89)$$

The complete transfer function is obtained by substitution of Eqs. (16.83), (16.88), and (16.89) into Eq. (16.78).

16.5 Frequency Inversion

Sometimes, the dc gain of a transfer function or other function of interest is zero or infinite; this occurs when there are poles or zeroes at the origin of the complex plane. In the power electronics field, this is nearly always the case for impedances because we do not want the dc or low-frequency ac current to flow through a lossy resistive element. This also often occurs in compensator transfer functions, where PI or PID compensators are employed.

16.5.1 Example: Damped Input Filter

For example, consider the output impedance $Z(s)$ of the damped input filter circuit illustrated in Fig. 16.41. To measure this output impedance, we would set the independent source \hat{v}_g to zero, then inject a current \hat{i} and measure the induced voltage \hat{v} as shown in Fig. 16.42. The output impedance is then given by

$$Z(s) = \left. \frac{\hat{v}}{\hat{i}} \right|_{\hat{v}_g=0} \quad (16.90)$$

So we can view $Z(s)$ as the transfer function from \hat{i} to \hat{v} . If we attempt to use the n -Extra Element Theorem in its basic form to express $Z(s)$, we find that the dc value of $Z(s)$ is zero, so that

$$Z(s) = 0 \cdot \frac{\text{numerator polynomial}}{\text{denominator polynomial}} \quad (16.91)$$

Because the reference gain is zero, this approach does not work.

Figure 16.43 illustrates graphical construction of the output impedance asymptotes, using the approach of Sect. 8.3, for some assumed element values with $L_1 \gg L_2$. It appears that $Z(s)$ could be expressed with reference to the midband asymptote R , using an inverted pole at R/L_2 , plus a zero at R/L_1 and complex poles at $\omega_0 = 1/\sqrt{L_1 C}$:

$$Z(s) \approx R \frac{\left(1 + \frac{sL_1}{R}\right)}{\left(1 + \frac{R}{sL_2}\right)\left(1 + \frac{s}{Q\omega_0} + \left(\frac{s}{\omega_0}\right)^2\right)} \quad (16.92)$$




Fig. 16.41 A damped LC filter




Fig. 16.42 Measurement of the output impedance $Z(s)$ of the LC filter of Fig. 16.41




Fig. 16.43 Graphical construction of typical output impedance asymptotes of the LC filter of Fig. 16.41

This suggests that, to find the exact expression for $Z(s)$, we could employ frequency inversion to express $Z(s)$ with respect to the reference gain R .

This can be achieved with a generalization of the *nEET* to handle frequency inversion. First, we must extend the notion of the “DC state” and “HF state” of a reactive element, to the following:

Reference state: the reference state of a reactive element is the state (short circuit or open circuit) that causes the transfer function to be equal to the reference gain.

Inverse state: the inverse state of a reactive element is the opposite (open circuit or short circuit) of its reference state.

For the example of Fig. 16.42, $Z(s)$ is equal to R when L_1 is short-circuited, L_2 is open-circuited, and C is open-circuited. Hence we define these as the reference states of these elements, as summarized in Table 16.2.

Table 16.2 Reference and Inverse States of Reactive Elements, Damped $L-C$ Filter Example

| Element | Reference State | Inverse State |
|---------|-----------------|---------------|
| L_1 | Short | Open |
| L_2 | Open | Short |
| C | Open | Short |

The reference states of elements L_1 and C coincide with their DC states, while the reference state of L_2 coincides with its HF state. We therefore treat L_2 using frequency-inverted terms: where we previously employed a term of the form

$$\frac{sL_2}{R_a} \quad (16.93)$$

we now use the inverted form

$$\frac{R_a}{sL_2} \quad (16.94)$$

If the reference state of capacitor C had been its high-frequency state, then we would have replaced terms of the form

$$sCR_a \quad (16.95)$$

with the inverted form

$$\frac{1}{sCR_a} \quad (16.96)$$

We now generalize the procedure of Sect. 16.3.2, replacing DC and HF port states with reference and inverse states. The notation R_{N1-2} , R_{D3-12} , etc., now has the meaning that additional subscripts after the hyphen denote ports that are set to their inverse states during measurement, while other ports are set to their reference states. Hence $Z(s)$ will be expressed in the form


$$Z(s) = R \frac{\text{numerator}}{\text{denominator}} \quad (16.97)$$

The denominator may contain products having one, two, or all three reactive elements. For the output impedance example, we obtain:

$$\begin{aligned} \text{denominator} &= 1 + \left(\frac{sL_1}{R_{Da}} + sCR_{Db} + \frac{R_{Dc}}{sL_2} \right) \\ &+ \left(sCR_{Db} \frac{sL_1}{R_{Da-b}} + sCR_{Db} \frac{R_{Dc-b}}{sL_2} + \frac{R_{Dc}}{sL_2} \frac{sL_1}{R_{Da-c}} \right) \\ &+ \left(sCR_{Db} \frac{sL_1}{R_{Da-b}} \frac{R_{Dc-ab}}{sL_2} \right) \end{aligned} \quad (16.98)$$

Through the reciprocity relationship $R_{Di-j}R_{Dj} = R_{Dj-i}R_{Di}$, it is possible to express the denominator in more than one way, as in earlier examples.

Fig. 16.44 Damped $L-C$ filter example of Fig. 16.41: finding the output impedance denominator terms. The independent sources \hat{v}_g and \hat{i} are set to zero



We now find the coefficients R_{Da} through R_{Dc-ab} in the usual way, except that “DC state” is replaced with “reference state,” and “HF state” is replaced with “inverse state.” The denominator coefficients are found with the independent sources set to zero: $\hat{v}_g = 0$ and $\hat{i} = 0$, as illustrated in Fig. 16.44.




Fig. 16.45 Damped $L-C$ filter example of Fig. 16.41: finding R_{Da} . The resistance seen at Port a is found with the reactive elements at Ports b and c set to their reference states

The coefficient R_{Da} is the resistance seen at the L_1 port (Port a) when Port b (C) is set to its reference (DC/open) state, and Port c (L_2) is set to its reference (HF/open) state. From examination of Fig. 16.45 with these conditions, it can be seen that $R_{Da} = \infty$ (open circuit).

The coefficient R_{Da-b} is the resistance seen at the L_1 port (Port a) when Port b (C) is set to its inverse (DC/open) state, and Port c (L_2) is set to its reference (HF/open) state. From examination of Fig. 16.46 with these conditions, it can be seen that $R_{Da-b} = R$.

The port states and results for the seven denominator terms are listed in Table 16.3. Derivation of the remaining terms of Table 16.3 is left for the reader. The resulting denominator is

$$\text{denominator} = 1 + sCR + \frac{R}{sL_2} + sCR\frac{sL_1}{R} + \frac{R}{sL_2}\frac{sL_1}{R} \quad (16.99)$$

We will further simplify the denominator after the numerator has been found.




Fig. 16.46 Damped $L-C$ filter example of Fig. 16.41: finding R_{Da-b} . The resistance seen at Port a is found with the reactive element at Port b set to its inverse state (short) and Port c set to its reference state

Table 16.3 Derivation of Denominator Terms, Damped L-C Filter Example

| Term | States of Ports / Reactive Elements | | | Result |
|---|-------------------------------------|----------------|-----------------|-------------------|
| | L_1 Port a | C Port b | L_2 Port c | |
| $\frac{sL_1}{R_{Da}}$ | Measurement | Reference/open | Reference/open | $R_{Da} = \infty$ |
| sCR_{Db} | Reference/short | Measurement | Reference/open | $R_{Db} = R$ |
| $\frac{R_{Dc}}{sL_2}$ | Reference/short | Reference/open | Measurement | $R_{Dc} = R$ |
| $sCR_{Db} \frac{sL_1}{R_{Da-b}}$ | Measurement | Inverse/short | Reference/open | $R_{Da-b} = R$ |
| $sCR_{Db} \frac{R_{Dc-b}}{sL_2}$ | Reference/short | Inverse/short | Measurement | $R_{Dc-b} = 0$ |
| $\frac{R_{Dc}}{sL_2} \frac{sL_1}{R_{Da-c}}$ | Measurement | Reference/open | Inverse/short | $R_{Da-c} = R$ |
| $sCR_{Db} \frac{sL_1}{R_{Da-b}} \frac{R_{Dc-ab}}{sL_2}$ | Inverse/open | Inverse/short | Measurement | $R_{Dc-ab} = 0$ |

The numerator may also contain products having one, two, or all three reactive elements. For the output impedance example, we obtain:

$$\begin{aligned}
\text{numerator} = & 1 + \left(\frac{sL_1}{R_{Na}} + sCR_{Nb} + \frac{R_{Nc}}{sL_2} \right) \\
& + \left(\frac{sL_1}{R_{Na}} sCR_{Nb-a} + \frac{sL_1}{R_{Na}} \frac{R_{Nc-a}}{sL_2} + \frac{R_{Nc}}{sL_2} sCR_{Nb-c} \right) \\
& + \left(\frac{sL_1}{R_{Na}} \frac{R_{Nc-a}}{sL_2} sCR_{Nb-ac} \right)
\end{aligned} \tag{16.100}$$

As usual, the numerator terms are found in the presence of \hat{i} , with the transfer function output (\hat{v}) nulled to zero. Since in this example the output voltage coincides with the capacitor (Port b) voltage, we expect the capacitor terms to be zero.

We again employ the generalized definitions of reference and inverse states. In the presence of \hat{i} , we inject at the L_1 , C , or L_2 port, and adjust the injection such that \hat{v} is nulled. The coefficients are the resistances seen at the injection ports under these conditions.

For example, to find R_{Na} , we inject a current at the L_1 port (Port a), with C (Port b) set to its reference state (open) and L_2 set to its reference state (open). The injection current is adjusted in the presence of the current \hat{i} to null \hat{v} , as illustrated in Fig. 16.47. With \hat{v} nulled to zero, it can be seen that $\hat{v}_{test} = \hat{i}_{test} R$, and hence $R_{Na} = R$.

From examination of Fig. 16.47, it can be seen that nulling the output voltage \hat{v} causes the voltages across ports b and c to be zero. Consequently, numerator terms associated with these ports are zero, and the only nonzero numerator term is R_{Na} . Determination of the numerator terms is summarized in Table 16.4.




Fig. 16.47 Determination of numerator term R_{Na}

Table 16.4 Derivation of Numerator Terms, Damped L-C Filter Example

| Term | States of Ports / Reactive Elements | | | Result |
|---|-------------------------------------|----------------|-----------------|-----------------|
| | L_1 Port a | C Port b | L_2 Port c | |
| $\frac{sL_1}{R_{Na}}$ | Measurement | Reference/open | Reference/open | $R_{Na} = R$ |
| sCR_{Nb} | Reference/short | Measurement | Reference/open | $R_{Nb} = 0$ |
| $\frac{R_{Nc}}{sL_2}$ | Reference/short | Reference/open | Measurement | $R_{Nc} = 0$ |
| $\frac{sL_1}{R_{Na}} sCR_{Nb-a}$ | Inverse/open | Measurement | Reference/open | $R_{Nb-a} = 0$ |
| $\frac{R_{Nc}}{sL_1} \frac{R_{Nc-a}}{sL_2}$ | Inverse/open | Reference/open | Measurement | $R_{Nc-a} = 0$ |
| $\frac{sL_2}{R_{Na}} sCR_{Nb-c}$ | Reference/short | Measurement | Inverse/short | $R_{Nb-c} = 0$ |
| $\frac{sL_2}{R_{Na}} \frac{R_{Nc-a}}{sL_2} sCR_{Nb-ac}$ | Inverse/open | Measurement | Inverse/short | $R_{Nb-ac} = 0$ |

The resulting expression for the output impedance is

$$Z(s) = R \frac{1 + \frac{sL_1}{R}}{1 + sRC + \frac{R}{sL_2} + s^2 L_1 C + \frac{sL_1}{sL_2}} \quad (16.101)$$

If desired, we can eliminate the inverted terms by multiplying the numerator and denominator by the factor sL_2/R to obtain

$$Z(s) = sL_2 \frac{1 + \frac{sL_1}{R}}{1 + \frac{s(L_1 + L_2)}{R} + s^2 L_2 C + \frac{s^3 L_1 L_2 C}{R}} \quad (16.102)$$

In summary, the nEET allows us to write the transfer functions of quite complex systems with a minimum of algebraic manipulations. Inverted forms can also be handled by definition of

a reference gain that occurs when the reactive elements are set to reference states. This allows us to solve the case where there are poles or zeroes at the origin.

16.5.2 Other Special Cases

It sometimes happens in application of the n -EET that all terms for an intermediate power of s are zero. This happens in circuits having undamped resonances. When we compute the higher-order terms, we then obtain $(0 \cdot \infty)$ for all terms.




Fig. 16.48 Undamped L - C filter example

An example is the undamped L - C filter illustrated in Fig. 16.48. The transfer function of this circuit is

$$G(s) = \frac{v_2}{v_1} = \frac{1}{1 + s^2 LC} \quad (16.103)$$

The n -EET encounters problems with this example because the coefficient of s^1 in the denominator is zero. Hence we are unable to compute the coefficient of s^2 : we obtain $(0 \cdot \infty)$.




Fig. 16.49 Addition of dummy resistor R_{dum} to the undamped L - C filter example

A solution is to insert a dummy resistor R_{dum} into the circuit as in Fig. 16.49; this adds a nonzero damping term. We can then proceed with the n -EET analysis as usual, to obtain the transfer function

$$G(s) = \frac{1}{1 + s \left(\frac{L}{R_{dum}} + C \cdot 0 \right) + s^2 \frac{L}{R} CR} \quad (16.104)$$

$$= \frac{1}{1 + s \frac{L}{R_{dum}} + s^2 LC} \quad (16.105)$$

The original circuit is obtained when we let $R_{dum} \rightarrow \infty$. The transfer function then becomes

$$G(s) = \frac{1}{1 + s^2 LC} \quad (16.106)$$

The technique of adding dummy resistors to the circuit can allow the n -EET to be employed when degenerate cases arise.

PROBLEMS

16.1 Analysis of the buck-boost converter control-to-output transfer function $G_{vd}(s)$ using the Extra Element Theorem. Averaged switch modeling of the buck-boost converter leads to the continuous conduction mode small-signal ac model illustrated in Fig. 16.50. One approach to solving for $G_{vd}(s)$ in this circuit is to employ the Extra Element Theorem, treating inductor L as the extra element. No credit will be given for other methods.




Fig. 16.50 Small-signal ac model for the CCM buck-boost converter of Problem 16.1, derived by average switch modeling


- (a) Let $L \rightarrow$ short circuit, and determine the “original transfer function” G_{d0} .
- (b) Determine $Z_N(s)$ and $Z_D(s)$, and hence derive the expression for $G_{vd}(s)$. Express your result in standard normalized form.

16.2 Analysis and design of a CCM SEPIC. A dc–dc SEPIC, along with nominal element values, is illustrated in Fig. 16.50. The object of this problem is to employ the Extra Element Theorem as discussed in Sect. 16.2.3 to gain insight into the physical origins of the salient features of the control-to-output transfer function $G_{vd}(s)$, and to improve its behavior by addition of a damping network. It is expected that your work will follow the analysis of Sect. 16.2.3; no credit will be given for other approaches.

- (a) Sketch the small-signal averaged switch model for this converter. Evaluate the numerical values of the quiescent conditions in your model (i.e., the steady-state duty cycle D and the switch model quantities I_1 , I_2 , V_1 , and V_2).
- (b) Using the simple approximation $C_1 \rightarrow$ open circuit, determine the approximate control-to-output transfer function


$$G_{vd-bb}(s) = \left. \frac{\hat{v}(s)}{\hat{d}(s)} \right|_{C_1 \rightarrow 0}$$

Construct the Bode plot of the magnitude and phase of this transfer function on semi-log axes, and label salient features (corner frequencies, Q -factors, dc gain) as appropriate.

**Fig. 16.51** CCM SEPIC of Problem 16.2

- (c) Construct the Bode plots of $\|Z_N\|$ and $\|Z_D\|$, using semi-log axes, and label the numerical values of the salient features. Overlay the capacitor C_1 impedance. Hence, estimate the frequencies of the resonant poles and zeroes in $G_{vd}(s)$ induced by the internal resonance. Verify your analysis by simulation, using an averaged model to plot the Bode plot of the exact $G_{vd}(s)$.
- (d) Add an R_b-C_b damping network as discussed in Sect. 16.2.4, as follows. Choose $C_b = 10C_1$. Select R_b such that the resonant poles and zeroes are approximately centered on the R_b asymptote of the impedance $Z(s)$ of Eq. (16.61). Overlay the $\|Z(s)\|$ asymptotes on your Bode plots of $\|Z_N\|$ and $\|Z_D\|$. Again use averaged simulation to plot the exact magnitude and phase of the damped $G_{vd}(s)$, and verify that the internal resonance is adequately damped.

16.3 Analysis of a CCM Ćuk Converter. A Ćuk converter is illustrated in Fig. 16.52. The objective of this problem is to employ the Extra Element Theorem to derive an expression for the line-to-output transfer function $G_{vg}(s)$, with an approach that is similar to that employed in the SEPIC example of Sect. 16.2.3. Like the SEPIC, the Ćuk converter can be viewed as an effective buck-boost converter plus correction factor terms that account for an additional internal resonance.

**Fig. 16.52** Ćuk converter circuit of Problem 16.3

- (a) Construct the average switch model for this converter operating in continuous conduction mode.
- (b) If we let $C_1 \rightarrow 0$ (open circuit) in the small-signal model, then an effective buck-boost converter is obtained. Sketch the small-signal model for this case, and find its line-to-output transfer function $G_{vg-bb}(s)$.

- (c) Apply the Extra Element Theorem to find $Z_N(s)$ and $Z_D(s)$ in the correction factor of the line-to-output transfer function.
 (d) For some values, plot G_{vg} .

16.4 Figure 16.53 contains a small-signal model of a boost converter that includes inductor resistance R_L .




Fig. 16.53 Large-signal dc and small-signal ac model of the CCM boost converter of Problem 16.4

- (a) Use the n -Extra Element Theorem to derive an expression for the control-to-output transfer function $G_{vd}(s)$ predicted by this circuit model. No credit will be given for other methods.
 (b) Can the inductor resistance R_L be used to move the right half-plane zero into the left half-plane? Explain. What is the resulting effect on the converter efficiency? Compare the resulting loss in R_L with the load power.

16.5 A boost converter including an output capacitor equivalent series resistance R_C is illustrated in Fig. 16.54. For continuous conduction mode operation, the small-signal ac model for this converter can be derived by state-space averaging, with the result illustrated in Fig. 16.55.





Fig. 16.54 Boost converter with capacitor ESR R_C , Problem 16.5

**Fig. 16.55** Small-signal ac model for the boost converter of Fig. 16.54

Use the *n*-Extra Element Theorem to derive an expression for the control-to-output transfer function $G_{vd}(s)$ of this converter. No credit will be given for other methods. Be sure to explain how you derived each term. You may use the following substitutions:


$$R_e = DD' (R||R_C)$$

$$V_e = (D - D') (R||R_C) I_L + V$$

You may express your answer in terms of the following quantities: $R, R_C, I_L, D, D', V, R_e, V_e, L, C$. It is not necessary to further simplify your answers.

16.6 Use the *n*-Extra Element Theorem to derive an expression for the control-to-output transfer function $G_{vd}(s)$ predicted by the SEPIC small-signal model of Fig. 16.17.

16.7 A small-signal ac model of the Ćuk converter operating in continuous conduction mode is illustrated in Fig. 16.56. Resistors R_{l1} and R_{l2} model the inductor copper loss.

**Fig. 16.56** Small-signal ac model of the Ćuk converter of Problem 16.7

Use the *n*-EET to determine the line-to-output transfer function $G_{vg}(s)$. Your result should be expressed as a rational fraction in s . No credit will be given for methods that do not employ the *n*-EET.

- 16.8** Figure 16.57 contains the schematic of a single-section input filter with an R - C damping network.




Fig. 16.57 Damped L - C input filter section, Problem 16.8

Use the n -EET to write the expression for the output impedance $Z(s)$ of this network. No credit will be given for methods that do not employ the n -EET.



Input Filter Design

17.1 Introduction

17.1.1 Conducted EMI

It is nearly always required that a filter be added at the power input of a switching converter. By attenuating the switching harmonics that are present in the converter input current waveform, the input filter allows compliance with regulations that limit *conducted electromagnetic interference* (EMI). The input filter can also protect the converter and its load from transients that in the input voltage $v_g(t)$, thereby improving the system reliability.

A simple buck converter example is illustrated in Fig. 17.1. The converter injects the pulsating current $i_g(t)$ of Fig. 17.1b into the power source $v_g(t)$. The Fourier series of $i_g(t)$ contains harmonics at multiples of the switching frequency f_s , as follows:

$$i_g(t) = DI + \sum_{k=1}^{\infty} \frac{2I}{k\pi} \sin(k\pi D) \cos(k\omega t) \quad (17.1)$$

In practice, the magnitudes of the higher-order harmonics can also be significantly affected by the current spike caused by diode reverse recovery, and also by the finite slopes of the switching transitions. The large high-frequency current harmonics of $i_g(t)$ can interfere with television and radio reception, and can disrupt the operation of nearby electronic equipment. In consequence, regulations and standards exist that limit the amplitudes of the harmonic currents injected by a




Fig. 17.1 Buck converter example: (a) circuit of power stage; (b) pulsating input current waveform




Fig. 17.2 Addition of a simple L - C low-pass filter to the power input terminals of the buck converter: (a) circuit; (b) input current waveforms

switching converter into its power source [143–150]. As an example, if the dc inductor current i of Fig. 17.2 has a magnitude of several Amperes, then the fundamental component ($n = 1$) has an rms amplitude in the vicinity of one Ampere. Regulations may require attenuation of this current to a value typically in the range $10\mu\text{A}$ to $100\mu\text{A}$.

To meet limits on conducted EMI, it is necessary to add an input filter to the converter. Figure 17.2 illustrates a simple single-section L - C low-pass filter, added to the input of the converter of Fig. 17.1. This filter attenuates the current harmonics produced by the switching converter, and thereby smooths the current waveform drawn from the power source. If the filter has transfer function $H(s) = i_{in}/i_g$, then the input current Fourier series becomes

$$i_{in}(t) = H(0)DI + \sum_{k=1}^{\infty} \|H(kj\omega)\| \frac{2I}{k\pi} \sin(k\pi D) \cos(k\omega t + \angle H(kj\omega)) \quad (17.2)$$

In other words, the amplitude of each current harmonic at angular frequency $k\omega$ is attenuated by the filter transfer function at the harmonic frequency, $\|H(kj\omega)\|$. Typical requirements effectively limit the current harmonics to have amplitudes less than $100\mu\text{A}$, and hence input filters are often required to attenuate the current amplitudes by 80 dB or more.

To improve the reliability of the system, input filters are sometimes required to operate normally when transients or periodic disturbances are applied to the power input. Such *conducted susceptibility* specifications force the designer to damp the input filter resonances, so that input disturbances do not excite excessive currents or voltages within the filter or converter.

17.1.2 The Input Filter Design Problem

The situation faced by the design engineer is typically as follows. A switching regulator has been designed, which meets performance specifications. The regulator was properly designed




Fig. 17.3 Small-signal equivalent circuit models of the buck converter: (a) basic converter model, (b) with addition of input filter

as discussed in Chap. 9, using a small-signal model of the converter power stage such as the equivalent circuit of Fig. 17.3a. In consequence, the transient response is well damped and sufficiently fast, with adequate phase margin at all expected operating points. The output impedance is sufficiently small over a wide frequency range. The line-to-output transfer function $G_{vg}(s)$, or *audiosusceptibility*, is sufficiently small, so that the output voltage remains regulated in spite of variations in $\hat{v}_g(t)$.

Having developed a good design that meets the above goals regarding dynamic response, the designer then addresses the problem of conducted EMI. A low-pass filter having attenuation sufficient to meet conducted EMI specifications is constructed and added to the converter input. A new problem then arises: the input filter changes the dynamics of the converter. The transient response is modified, and the control system may even become unstable. The output impedance may become large over some frequency range, possibly exhibiting resonances. The audiosusceptibility may be degraded.

The problem is that the input filter affects the dynamics of the converter, often in a manner that degrades regulator performance. For example, when a single-section $L-C$ input filter is added to a buck converter as in Fig. 17.2a, the small-signal equivalent circuit model is modified as shown in Fig. 17.3b. The input filter elements affect all transfer functions of the converter, including the control-to-output transfer function $G_{vd}(s)$, the line-to-output transfer function $G_{vg}(s)$, and the converter output impedance $Z_{out}(s)$. Moreover, the influence of the input filter on these transfer functions can be quite severe.




Fig. 17.4 Control-to-output transfer functions predicted by the equivalent circuit models of Fig. 17.3. *Dashed lines:* without input filter (Fig. 17.3a). *Solid lines:* with input filter (Fig. 17.3b)

As an illustration, let us examine how the control-to-output transfer function $G_{vd}(s)$ of the buck converter of Fig. 17.1 is altered when a simple $L-C$ input filter is added as in Fig. 17.2. For this example, the element values are chosen to be: $D = 0.5$, $L = 100\mu\text{H}$, $C = 100\mu\text{F}$, $R = 3\Omega$, $L_f = 330\mu\text{H}$, $C_f = 470\mu\text{F}$. Figure 17.4 contains the Bode plot of the magnitude and phase of the control-to-output transfer function $G_{vd}(s)$. The dashed lines are the magnitude and phase before the input filter was added, generated by solution of the model of Fig. 17.3a. The complex poles of the converter output filter cause the phase to approach -180° at high frequency. Usually, this is the model used to design the regulator feedback loop and to evaluate the phase margin (see Chap. 9). The solid lines of Fig. 17.4 show the magnitude and phase after addition of the input filter, generated by solution of the model of Fig. 17.3b. The magnitude exhibits a “glitch” at the resonant frequency of the input filter, and an additional -360° of phase shift is introduced into the phase. It can be shown that $G_{vd}(s)$ now contains an additional complex pole pair and a complex right half-plane zero pair, associated with the input filter dynamics. If the crossover frequency of the regulator feedback loop is near to or greater than the resonant frequency of the input filter, then the loop phase margin will become negative and instability will result. Such behavior is typical; consequently, input filters are notorious for destabilizing switching regulator systems.

This chapter shows how to mitigate the stability problem, by introducing damping into the input filter and by designing the input filter such that its output impedance is sufficiently small [69, 151–162]. The result of these measures is that the effect of the input filter on the control-to-output transfer function becomes negligible, and hence the converter dynamics are much better behaved. Although analysis of the fourth-order system of Fig. 17.3b is potentially quite complex, the approach used here simplifies the problem through use of impedance inequalities involving the converter input impedance and the filter output impedance [151, 152]. These inequalities are based on Middlebrook’s Extra Element Theorem of Sect. 16.1. This approach allows the engi-

neer to gain the insight needed to effectively design the input filter. Optimization of the damping networks of input filters, design of multiple-section filters, and the exact stability criterion, are also discussed.

17.2 Effect of an Input Filter on Converter Transfer Functions

17.2.1 Modified Transfer Functions

The control-to-output transfer function $G_{vd}(s)$ is defined as follows:

$$G_{vd}(s) = \left. \frac{\hat{v}(s)}{\hat{d}(s)} \right|_{\hat{v}_g(s)=0} \quad (17.3)$$

The control-to-output transfer functions of basic CCM converters with no input filters are listed in Sect. 8.2.2.




Fig. 17.5 Addition of an input filter to the canonical model of a switching converter

Addition of an input filter to a switching regulator leads to the system illustrated in Fig. 17.5. In Fig. 17.6, the input filter is represented by its Thevenin-equivalent circuit, with $H_i(s)$ equal to the unloaded transfer function of the filter, and Z_o equal to the output impedance of the input filter. To determine the control-to-output transfer function in the presence of the input filter, we set $\hat{v}_g(s)$ to zero and solve for $\hat{v}(s)/\hat{d}(s)$ according to Eq. (17.3). The input filter can then be represented simply by its output impedance $Z_o(s)$ as illustrated in Fig. 17.7. Thus, the input filter can be treated as an extra element having impedance $Z_o(s)$, and the Extra Element Theorem of Chap. 16.1 can be employed to determine how addition of the input filter modifies the control-to-output transfer function. Specifically, the modified control-to-output transfer function can be expressed as follows [151]:

$$G_{vd}(s) = \left(G_{vd}(s) \Big|_{Z_o(s)=0} \right) \frac{\left(1 + \frac{Z_o(s)}{Z_N(s)} \right)}{\left(1 + \frac{Z_o(s)}{Z_D(s)} \right)} \quad (17.4)$$





Fig. 17.6 Use of Thevenin-equivalent model for the input filter

Fig. 17.7 Finding the control-to-output transfer function $G_{vd}(s)$

where

$$G_{vd}(s) \Big|_{Z_o(s)=0} \quad (17.5)$$

is the original control-to-output transfer function with no input filter.


Figure 17.8 illustrates determination of $Z_N(s)$. In the presence of \hat{d} , a current \hat{i}_{test} is injected at the input port of the converter, and the \hat{d} and \hat{i}_{test} inputs are adjusted such that the output \hat{v} is nulled. Under these conditions, we find \hat{v}_{test} and

$$Z_N = \frac{\hat{v}_{test}}{\hat{i}_{test}} \Big|_{\hat{v} \rightarrow 0} \quad (17.6)$$

When the output \hat{v} is nulled, then no current flows through the load R , capacitor C , or inductor L_e . Hence there is no voltage across these elements, and the voltages across the transformer windings are zero. With no secondary winding current, the transformer primary winding current is zero as well. Hence we can find that

$$\hat{v}_{test} = -e(s)\hat{d} \quad (17.7)$$

$$\hat{i}_{test} = j(s)\hat{d} \quad (17.8)$$

**Fig. 17.8** Finding $Z_N(s)$

Therefore,

$$Z_N = \frac{-e(s)\hat{d}}{j(s)\hat{d}} = -\frac{e(s)}{j(s)} \quad (17.9)$$

This is a general result, expressed in terms of the canonical model parameters $e(s)$ and $j(s)$. The impedance Z_N is the input port impedance of the converter, under the conditions that \hat{d} and \hat{i}_{test} are varied as necessary to null the output voltage \hat{v} . Generally, Z_N is negative.


**Fig. 17.9** Finding $Z_D(s)$

Figure 17.9 illustrates determination of $Z_D(s)$. The input \hat{d} is set to zero, and current \hat{i}_{test} is injected at the input port of the converter. The quantity Z_D is given by

$$Z_D = \left. \frac{\hat{v}_{test}}{\hat{i}_{test}} \right|_{\hat{d}=0} \quad (17.10)$$

Setting \hat{d} to zero causes the $e(s)\hat{d}$ and $j(s)\hat{d}$ sources to be zero. The driving-point impedance at the injection point is equal to the canonical model filter impedance Z_{ei} , reflected through the transformer turns ratio:

$$Z_D(s) = \frac{Z_{ei}(s)}{M^2} \quad (17.11)$$

This is a general result, expressed in terms of the canonical model parameters Z_{ei} and M . The impedance Z_D is the input port impedance of the converter, under open-loop conditions with $\hat{d} = 0$.

A similar analysis shows that the converter open-loop output impedance can be expressed in the form

$$Z_{out}(s) = \left(Z_{out}(s) \Big|_{Z_o(s)=0} \right) \frac{\left(1 + \frac{Z_o(s)}{Z_e(s)} \right)}{\left(1 + \frac{Z_o(s)}{Z_D(s)} \right)} \quad (17.12)$$

where

$$Z_{out}(s) \Big|_{Z_o(s)=0} \quad (17.13)$$

is the original converter output impedance with no input filter. The quantity $Z_e(s)$ is equal to the converter input impedance $Z_i(s)$ under the conditions that the converter output is shorted:

$$Z_e = Z_i \Big|_{\hat{v}=0} \quad (17.14)$$

The quantity $Z_D(s)$ is again the open-loop driving-point impedance at the power input port of the open-loop converter, given by Eq. (17.11).

17.2.2 Discussion

Equation (17.4) relates the power stage control-to-output transfer function $G_{vd}(s)$ to the output impedance $Z_o(s)$ of the input filter, and also to the quantities $Z_N(s)$ and $Z_D(s)$ measured at the power input port of the converter. The quantity $Z_D(s)$ coincides with the open-loop input impedance of the converter.

As described above, the quantity $Z_N(s)$ is equal to the input port impedance of the converter power stage, under the conditions that $\hat{d}(s)$ is varied as necessary to null $\hat{v}(s)$ to zero. This is, in fact, the function performed by an ideal controller: it varies the duty cycle as necessary to maintain zero error of the output voltage. Therefore, $Z_N(s)$ coincides with the impedance that would be measured at the converter power input terminals, if an ideal feedback loop perfectly regulated the converter output voltage. Of course, Eq. (17.4) is valid in general, regardless of whether a control system is present.

Figure 17.10 illustrates the large-signal dc behavior of a feedback loop that perfectly regulates the converter output voltage. Regardless of the applied input voltage $v_g(t)$, the output voltage is maintained equal to the desired value V . The load power is therefore constant, and equal to $P_{load} = V^2/R$. In the idealized case of a lossless converter, the power flowing into the converter input terminals will also be equal to P_{load} , regardless of the value of $v_g(t)$. Hence, the power input terminal of the converter obeys the equation

$$\langle v_g(t) \rangle_{T_s} \langle i_g(t) \rangle_{T_s} = P_{load} \quad (17.15)$$

This characteristic is illustrated in Fig. 17.10b, and is represented in Fig. 17.10a by the dependent power sink symbol. The properties of power sources and power sinks are discussed in detail in Chap. 15.

Figure 17.10b also illustrates linearization of the constant input power characteristic, about a quiescent operating point. The resulting line has negative slope; therefore, the incremental




Fig. 17.10 Power input port characteristics of an ideal switching voltage regulator: (a) equivalent circuit model, including dependent power sink, (b) constant power characteristic of input port

(small signal) input resistance of the ideal voltage regulator is negative. For example, increasing the voltage $\langle v_g(t) \rangle_{T_s}$ causes the current $\langle i_g(t) \rangle_{T_s}$ to decrease, such that the power remains constant. This incremental resistance has the value [151, 156]:

$$-\frac{R}{M^2} \quad (17.16)$$

where R is the output load resistance, and M is the conversion ratio V/V_g . For the buck, boost, buck-boost, and other converters, the dc asymptote of $Z_N(s)$ coincides with the negative incremental resistance given by Eq. (17.16). In a closed-loop switching regulator that regulates its output voltage well, the negative incremental resistance (17.16) is the dc asymptote of the regulator closed-loop input impedance $Z_i(s)$.

Loading of an $L-C$ input filter and its output impedance $Z_o(s)$ by the negative incremental resistance of Eq. (17.16) can lead to instability. Indeed, the (\hat{v}/\hat{v}_g) transfer function of the closed-loop regulator with input filter includes the voltage divider term

$$\frac{Z_i(s)}{Z_o(s) + Z_i(s)} \quad (17.17)$$

If the regulator input impedance $Z_i(s)$ is well approximated by Eq. (17.16) and the input filter is an undamped L - C filter, then the divider ratio (17.17) contains RHP poles.

Hence, when an undamped or lightly damped input filter is connected to the regulator input port, the input filter can interact with the negative resistance characteristic of $Z_i(s)$ to form a *negative resistance oscillator* that can be viewed as the origin of input filter instabilities. It should be noted that the regulator closed-loop input impedance $Z_i(s)$ is also affected by the power stage reactive elements and the loop gain, and reverts to a positive impedance at high frequencies. These additional dynamics also impact the stability of the system. A more detailed stability analysis that accounts for the dynamics of $Z_i(s)$ is explained in Sect. 17.5.

17.2.3 Impedance Inequalities

Expressions for $Z_N(s)$, $Z_D(s)$, and $Z_e(s)$ for the basic buck, boost, and buck-boost converters are listed in Table 17.1.

Equation (17.4) reveals that addition of the input filter causes the control-to-output transfer function $G_{vd}(s)$ to be modified by the factor

$$\frac{\left(1 + \frac{Z_o(s)}{Z_N(s)}\right)}{\left(1 + \frac{Z_o(s)}{Z_D(s)}\right)} \quad (17.18)$$

called the *correction factor*. When the following inequalities are satisfied,

$$\begin{aligned} \|Z_o\| &\ll \|Z_N\|, \text{ and} \\ \|Z_o\| &\ll \|Z_D\| \end{aligned} \quad (17.19)$$

then the correction factor has a magnitude of approximately unity, and the input filter does not substantially alter the control-to-output transfer function [151, 152]. These inequalities limit the maximum allowable output impedance of the input filter, and constitute useful filter design criteria. One can sketch the Bode plots of $\|Z_N(j\omega)\|$ and $\|Z_D(j\omega)\|$, and compare with the Bode plot of $\|Z_o(j\omega)\|$. This allows the engineer to gain the insight necessary to design an input filter that satisfies inequalities (17.19).

Table 17.1 Input filter design criteria for basic converters

| Converter | $Z_N(s)$ | $Z_D(s)$ | $Z_e(s)$ |
|------------|---|--|------------------|
| Buck | $-\frac{R}{D^2}$ | $\frac{R}{D^2} \frac{\left(1 + s\frac{L}{R} + s^2LC\right)}{(1 + sRC)}$ | $\frac{sL}{D^2}$ |
| Boost | $-D'^2R \left(1 - \frac{sL}{D'^2R}\right)$ | $D'^2R \frac{\left(1 + s\frac{L}{D'^2R} + s^2\frac{LC}{D'^2}\right)}{(1 + sRC)}$ | sL |
| Buck-boost | $-\frac{D'^2R}{D^2} \left(1 - \frac{sDL}{D'^2R}\right)$ | $\frac{D'^2R}{D^2} \frac{\left(1 + s\frac{L}{D'^2R} + s^2\frac{LC}{D'^2}\right)}{(1 + sRC)}$ | $\frac{sL}{D^2}$ |

The buck converter example of the next section illustrates how violation of inequalities (17.19) not only causes the transfer function $G_{vd}(s)$ to be significantly changed, but also can introduce resonant poles and RHP zeroes that can seriously degrade the converter loop gain and its phase margin.

According to Eq. (17.12), the converter open-loop output impedance $Z_{out}(s)$ is not substantially affected by the input filter when the following inequalities are satisfied:

$$\begin{aligned} \|Z_o\| &\ll \|Z_e\|, \text{ and} \\ \|Z_o\| &\ll \|Z_D\| \end{aligned} \quad (17.20)$$

An input filter design that satisfies inequalities (17.19) but not (17.20) can be expected to leave the loop gain unchanged, but to modify the open-loop converter output impedance. This would lead to a modified closed-loop output impedance as well.

Similar impedance inequalities can be derived for the case of current-programmed converters [154, 155], or converters operating in the discontinuous conduction mode. Feedforward of the converter input voltage was suggested in [157]. Analysis of the effect of an input filter on a current-programmed converter is discussed in Sect. 18.4.4.

17.3 Buck Converter Example

Let us again consider the example of a simple buck converter with $L-C$ input filter, as illustrated in Fig. 17.11a. Upon replacing the converter with its small-signal model, we obtain the equivalent circuit of Fig. 17.11b. Let us evaluate Eq. (17.4) for this example, to find how the input filter modifies the control-to-output transfer function of the converter.




Fig. 17.11 Buck converter example: (a) converter circuit, (b) small-signal model

17.3.1 Effect of Undamped Input Filter

The quantities $Z_N(s)$ and $Z_D(s)$ can be read from Table 17.1, or can be derived from the converter model of Fig. 17.11b using Eqs. (17.6) and (17.10) as described in Sect. 17.2. Figure 17.12a illustrates determination of Z_D based on the buck converter model Fig. 17.11b. Upon setting $\hat{d}(s)$ to zero, the converter small-signal model reduces to the circuit of Fig. 17.12a. It can be seen that $Z_D(s)$ is equal to the input impedance of the $R-L-C$ filter, divided by the square of the turns ratio:

$$Z_D(s) = \frac{1}{D^2} \left(sL + R \parallel \frac{1}{sC} \right) \quad (17.21)$$

Construction of asymptotes for this impedance is treated in Sect. 8.4, with the results for the numerical values of this example given in Fig. 17.13. The load resistance dominates the impedance at low frequency, leading to a dc asymptote of $R/D^2 = 12 \Omega$. For the high- Q case shown, $\|Z_D(j\omega)\|$ follows the output capacitor asymptote, reflected through the square of the effective turns ratio, at intermediate frequencies. A series resonance occurs at the output filter resonant frequency f_0 , given by

$$f_0 = \frac{1}{2\pi \sqrt{LC}} \quad (17.22)$$

For the element values listed in Fig. 17.11a, the resonant frequency is $f_0 = 1.6 \text{ kHz}$. The values of the asymptotes at the resonant frequency f_0 are given by the characteristic impedance R_0 , referred to the transformer primary:




Fig. 17.12 Determination of the quantities $Z_N(s)$ and $Z_D(s)$ for the circuit of Fig. 17.11b; (a) determination of $Z_D(s)$, (b) determination of $Z_N(s)$




Fig. 17.13 Construction of $\|Z_N(j\omega)\|$ and $\|Z_D(j\omega)\|$, buck converter example

$$\frac{R_0}{D^2} = \frac{1}{D^2} \sqrt{\frac{L}{C}} \quad (17.23)$$

For the element values given in Fig. 17.11a, this expression is equal to 4Ω . The Q -factor is given by

$$Q = \frac{R}{R_0} = R \sqrt{\frac{C}{L}} \quad (17.24)$$

This expression yields a numerical value of $Q = 3$. The value of $\|Z_D(j\omega)\|$ at the resonant frequency 1.6 kHz is therefore equal to $(4 \Omega)/(3) = 1.33 \Omega$. At high frequency, $\|Z_D(j\omega)\|$ follows the reflected inductor asymptote.

Figure 17.12b illustrates determination of Z_N based on the buck converter model in Fig. 17.11b. This impedance is equal to the converter input impedance under the conditions that $\hat{d}(s)$ is varied to maintain the output voltage $\hat{v}(s)$ at zero. Figure 17.12b illustrates the derivation of an expression for $Z_N(s)$. A test current source $\hat{i}_{test}(s)$ is injected at the converter input port. The impedance $Z_N(s)$ can be viewed as the transfer function from $\hat{i}_{test}(s)$ to $\hat{v}_{test}(s)$:

$$Z_N(s) = \left. \frac{\hat{v}_{test}(s)}{\hat{i}_{test}(s)} \right|_{\hat{v}_{test} \rightarrow 0} \quad (17.25)$$

The null condition $\hat{v}(s) \rightarrow 0$ greatly simplifies analysis of the circuit of Fig. 17.12b. Since the voltage $\hat{v}(s)$ is zero, the currents through the capacitor and load impedances are also zero. This further implies that the inductor current $\hat{i}(s)$ and transformer winding currents are zero, and hence the voltage across the inductor is also zero. Finally, the voltage $\hat{v}_s(s)$, equal to the output voltage plus the inductor voltage, is zero.

Since the currents in the windings of the transformer model are zero, the current $i_{test}(s)$ is equal to the independent source current $I\hat{d}(s)$:

$$\hat{i}_{test}(s) = I\hat{d}(s) \quad (17.26)$$

Because $\hat{v}_s(s)$ is equal to zero, the voltage applied to the secondary of the transformer model is equal to the independent source voltage $-V_g\hat{d}(s)$. Upon dividing by the turns ratio D , we obtain $\hat{v}_{test}(s)$:


$$\hat{v}_{test}(s) = -\frac{V_g\hat{d}(s)}{D} \quad (17.27)$$

Insertion of Eqs. (17.26) and (17.27) into Eq. (17.25) leads to the following result:

$$Z_N(s) = \frac{\left(-\frac{V_g \hat{d}(s)}{D}\right)}{(I\hat{d}(s))} = -\frac{R}{D^2} \quad (17.28)$$

The steady-state relationship $I = DV_g/R$ has been used to simplify the above result. This equation coincides with the expression listed in Table 17.1. The Bode diagram of $\|Z_N(j\omega)\|$ is constructed in Fig. 17.13; this plot coincides with the dc asymptote of $\|Z_D(j\omega)\|$. The impedance Z_N is negative, and has magnitude equal to the reflected load resistance.

Fig. 17.14 Determination of the filter output impedance $Z_o(s)$



Next, let us construct the Bode diagram of the filter output impedance $Z_o(s)$. When the independent source $\hat{V}_g(s)$ is set to zero, the input filter network reduces to the circuit of Fig. 17.14. It can be seen that $Z_o(s)$ is given by the parallel combination of the inductor L_f and the capacitor C_f :

$$Z_o(s) = sL_f \parallel \frac{1}{sC_f} \quad (17.29)$$

Construction of the Bode diagram of this parallel resonant circuit is discussed in Sect. 8.3.4. As illustrated in Fig. 17.15, the magnitude $\|Z_o(j\omega)\|$ is dominated by the inductor impedance at low frequency, and by the capacitor impedance at high frequency. The inductor and capacitor asymptotes intersect at the filter resonant frequency:




Fig. 17.15 Magnitude plot of the output impedance of the input filter of Fig. 17.14. Since the filter is not damped, the Q -factor is very large

$$f_f = \frac{1}{2\pi\sqrt{L_f C_f}} \quad (17.30)$$

For the given values, the input filter resonant frequency is $f_f = 400$ Hz. This filter has characteristic impedance

$$R_{0f} = \sqrt{\frac{L_f}{C_f}} \quad (17.31)$$

equal to 0.84Ω . Since the input filter is undamped, its Q -factor is ideally infinite. In practice, parasitic elements such as inductor loss and capacitor equivalent series resistance limit the value of Q_f . Nonetheless, the impedance $\|Z_o(j\omega)\|$ is very large in the vicinity of the filter resonant frequency f_f .

The Bode plot of the filter output impedance $\|Z_o(j\omega)\|$ is overlaid on the $\|Z_N(j\omega)\|$ and $\|Z_D(j\omega)\|$ plots in Fig. 17.16, for the element values listed in Fig. 17.11a. We can now determine whether the impedance inequalities (17.19) are satisfied. Note the design-oriented nature of Fig. 17.16: since analytical expressions are given for each impedance asymptote, the designer can easily adjust the component values to satisfy Eq. (17.19). For example, the values of L_f and C_f should be chosen to ensure that the asymptotes of $\|Z_o(j\omega)\|$ lie below the worst-case value of R/D^2 , as well as the other asymptotes of $\|Z_D(j\omega)\|$.

It should also be apparent that it is a bad idea to choose the input and output filter resonant frequencies f_0 and f_f to be equal, because it would then be more difficult to satisfy the inequalities of Eq. (17.19). Instead, the resonant frequencies f_0 and f_f should be well separated in value.

Since the input filter is undamped, it is impossible to satisfy the impedance inequalities (17.19) in the vicinity of the input filter resonant frequency f_f . Regardless of the choice of element values, the input filter changes the control-to-output transfer function $G_{vd}(s)$ in the vicinity of frequency f_f . Figures 17.17 and 17.18 illustrate the resulting correction factor [Eq. (17.18)] and the modified control-to-output transfer function [Eq. (17.4)], respectively. At




Fig. 17.16 Impedance design criteria $\|Z_N(j\omega)\|$ and $\|Z_D(j\omega)\|$ from Fig. 17.13, with the filter output impedance $\|Z_o(j\omega)\|$ superimposed. The design criteria of Eq. (17.19) are not satisfied at the input filter resonance




Fig. 17.17 Magnitude (upper plot) and phase (lower plot) of the correction factor, Eq. (17.18), for the buck converter example of Fig. 17.11




Fig. 17.18 Effect of undamped input filter on the control-to-output transfer function of the buck converter example. *Dashed lines*: without input filter. *Solid lines*: with undamped input filter

frequencies well below the input filter resonant frequency, impedance inequalities (17.19) are well satisfied. The correction factor tends to the value \$1\angle 0^\circ\$, and the control-to-output transfer function \$G_{vd}(s)\$ is essentially unchanged. In the vicinity of the resonant frequency \$f_f\$, the correction factor contains a pair of complex poles, and also a pair of right half-plane complex zeroes. These cause a “glitch” in the magnitude plot of the correction factor, and they contribute \$360^\circ\$ of lag to the phase of the correction factor. The glitch and its phase lag can be seen in the Bode plot of \$G_{vd}(s)\$. At high frequency, the correction factor tends to a value of approximately \$1\angle -360^\circ\$; consequently, the high-frequency magnitude of \$G_{vd}\$ is unchanged. However, when the

-360° contributed by the correction factor is added to the -180° contributed at high frequency by the two poles of the original $G_{vd}(s)$, a high-frequency phase asymptote of -540° is obtained. If the crossover frequency of the converter feedback loop is placed near to or greater than the input filter resonant frequency f_f , then a negative phase margin is inevitable. This explains why addition of an input filter often leads to instabilities and oscillations in switching regulators.

17.3.2 Damping the Input Filter

Let us damp the resonance of the input filter, so that impedance inequalities (17.19) are satisfied at all frequencies.




Fig. 17.19 Two attempts to damp the input filter: (a) addition of damping resistance R_f across C_f , (b) addition of damping resistance R_f in parallel with L_f

One approach to damping the filter is to add resistor R_f in parallel with capacitor C_f as illustrated in Fig. 17.19a. The output impedance of this network is identical to the parallel resonant impedance analyzed in Sect. 8.3.4. The maximum value of the output impedance occurs at the resonant frequency f_f , and is equal in value to the resistance R_f . Hence, to satisfy impedance inequalities (17.19), we should choose R_f to be much less than the $\|Z_N(j\omega)\|$ and $\|Z_D(j\omega)\|$ asymptotes. The condition $R_f \ll \|Z_N(j\omega)\|$ can be expressed as:

$$R_f \ll \frac{R}{D^2} \quad (17.32)$$

Unfortunately, this raises a new problem: the power dissipation in R_f . The dc input voltage V_g is applied across resistor R_f , and therefore R_f dissipates power equal to V_g^2/R_f . Equation (17.32) implies that this power loss is greater than the load power! Therefore, the circuit of Fig. 17.19a is not a practical solution.

One solution to the power loss problem is to place R_f in parallel with L_f as illustrated in Fig. 17.19b. The value of R_f in Fig. 17.19b is also chosen according to Eq. (17.32). Since the dc voltage across inductor L_f is zero, there is now no dc power loss in resistor R_f . The problem with this circuit is that its transfer function contains a high-frequency zero. Addition of R_f degrades the slope of the high-frequency asymptote, from -40 dB/decade to -20 dB/decade. The circuit of Fig. 17.19b is effectively a single-pole $R-C$ low-pass filter, with no attenuation provided by inductor L_f .

One practical solution is illustrated in Fig. 17.20 [152]. Dc blocking capacitor C_b is added in series with resistor R_f . Since no dc current can flow through resistor R_f , its dc power loss is eliminated. The value of C_b is chosen to be very large such that, at the filter resonant frequency f_f , the impedance of the R_f-C_b branch is dominated by resistor R_f . When C_b is sufficiently large, then the output impedance of this network reduces to the output impedances of the filters of Fig. 17.19. The impedance asymptotes for the case of large C_b are illustrated in Fig. 17.20b.

The low-frequency asymptotes of $\|Z_N(j\omega)\|$ and $\|Z_D(j\omega)\|$ in Fig. 17.13 are equal to $R/D^2 = 12 \Omega$. The choice $R_f = 1 \Omega$ therefore satisfies impedance inequalities (17.19) very well. The choice $C_b = 4700 \mu\text{F}$ leads to $1/2\pi f_f C_b = 0.084 \Omega$, which is much smaller than R_f . The resulting magnitude $\|Z_o(j\omega)\|$ is compared with $\|Z_N(j\omega)\|$ and $\|Z_D(j\omega)\|$ in Fig. 17.21. It can be seen that the chosen values of R_f and C_b lead to adequate damping, and impedance inequalities (17.19) are now well satisfied.

Figure 17.22 illustrates how addition of the damped input filter modifies the magnitude and phase of the control-to-output transfer function. There is now very little change in $G_{vd}(s)$, and we would expect that the performance of the converter feedback loop is unaffected by the input filter.




Fig. 17.20 A practical method to damping the input filter, including damping resistance R_f and dc blocking capacitor C_b : (a) circuit, (b) output impedance asymptotes




Fig. 17.21 Impedance design criteria $\|Z_N(j\omega)\|$ and $\|Z_D(j\omega)\|$ from Fig. 17.13, with the damped filter output impedance $\|Z_o(j\omega)\|$ of Fig. 17.20 superimposed. The design criteria of Eq. (17.19) are well satisfied




Fig. 17.22 Effect of the damped input filter on the control-to-output transfer function of the buck converter example. *Dashed lines:* without input filter. *Solid lines:* with damped input filter

17.4 Design of a Damped Input Filter

As illustrated by the example of the previous section, design of an input filter requires not only that the filter impedance asymptotes satisfy impedance inequalities, but also that the filter be adequately damped. Damping of the input filter is also necessary to prevent transients and disturbances in $v_g(t)$ from exciting filter resonances. Other design constraints include attaining the desired filter attenuation, and minimizing the size of the reactive elements. Although a large number of classical filter design techniques are well known, these techniques do not address the problems of limiting the maximum output impedance and damping filter resonances.

The value of the blocking capacitor C_b used to damp the input filter in Sect. 17.3.2 is ten times larger than the value of C_f , and hence its size and cost are of practical concern. Optimization of an input filter design therefore includes minimization of the size of the elements used in the damping networks.

Several practical approaches to damping the single-section $L-C$ low-pass filter are illustrated in Fig. 17.23 [152, 153, 158]. Figure 17.23a contains the R_f-C_b damping branch considered in the previous section. In Fig. 17.23b, the damping resistor R_f is placed in parallel with the filter inductor L_f , and a high-frequency blocking inductor L_b is placed in series with R_f . Inductor L_b causes the filter transfer function to roll-off with a high-frequency slope of -40 dB/decade . In Fig. 17.23c, the damping resistor R_f is placed in series with the filter inductor L_f , and the dc current is bypassed by inductor L_b . In each case, it is desired to obtain a given amount of damping (i.e., to cause the peak value of the filter output impedance to be no greater than a given value that satisfies the impedance inequalities (17.19)), while minimizing the value of C_b or L_b . This problem can be formulated in an alternate but equivalent form: for a given choice of C_b or L_b , find the value of R_f that minimizes the peak output impedance [152]. The solutions




Fig. 17.23 Several practical approaches to damping the single-section input filter: (a) R_f-C_b parallel damping, (b) R_f-L_b parallel damping, (c) R_f-L_b series damping

to this optimization problem, for the three filter networks of Fig. 17.23, are summarized in this section. In each case, the quantities f_f and R_{0f} are defined by Eqs. (17.30) and (17.31).

Consider the filter of Fig. 17.23b, with fixed values of L_f , C_f , and L_b . Figure 17.24 contains Bode plots of the filter output impedance $\|Z_0(j\omega)\|$ for several values of damping resistance R_f . For the limiting case $R_f = \infty$, the circuit reduces to the original undamped filter with infinite Q_f . In the limiting case $R_f = 0$, the filter is also undamped, but the resonant frequency is increased because L_b becomes connected in parallel with L_f . Between these two extremes, there must exist an optimum value of R_f that causes the peak filter output impedance to be minimized. It can be shown [152, 158] that all magnitude plots must pass through a common point, and therefore the optimum attains its peak at this point. This fact has been used to derive the design equations of optimally damped L - C filter sections.

17.4.1 R_f-C_b Parallel Damping

Optimization of the filter network of Fig. 17.23a and Sect. 17.3.2 was described in [152]. The high-frequency attenuation of this filter is not affected by the choice of C_b , and the high-frequency asymptote is identical to that of the original undamped filter. The sole tradeoff in design of the damping elements for this filter is in the size of the blocking capacitor C_b vs. the damping achieved.




Fig. 17.24 Comparison of output impedance curves for optimal parallel R_f-L_b damping with undamped and several suboptimal designs. For this example, $n = L_b/L = 0.516$

For this filter, let us define the quantity n as the ratio of the blocking capacitance C_b to the filter capacitance C_f :

$$n = \frac{C_b}{C_f} \quad (17.33)$$

For the optimum design, the peak filter output impedance occurs at the frequency

$$f_m = f_f \sqrt{\frac{2}{2+n}} \quad (17.34)$$

The value of the peak output impedance for the optimum design is

$$\|Z_o\|_{mm} = R_{0f} \frac{\sqrt{2(2+n)}}{n} \quad (17.35)$$

The value of damping resistance that leads to optimum damping is described by

$$Q_{opt} = \frac{R_f}{R_{0f}} = \sqrt{\frac{(2+n)(4+3n)}{2n^2(4+n)}} \quad (17.36)$$

The above equations allow choice of the damping values R_f and C_b .

For example, let us redesign the damping network of Sect. 17.3.2, to achieve the same peak output impedance $\|Z_o(j\omega)\|_{mm} = 1 \Omega$, while minimizing the value of the blocking capacitance C_b . From Sect. 17.3.2, the other parameter values are $R_{0f} = 0.84 \Omega$, $C_f = 470 \mu F$, and $L_f = 330 \mu H$. First, we solve Eq. (17.35) to find the required value of n :




Fig. 17.25 Comparison of the output impedances of the design with optimum parallel R_f-C_b damping, the suboptimal design of Sect. 17.3.2, and the original undamped filter

$$n = \frac{R_{0f}^2}{\|Z_o\|_{mm}^2} \left(1 + \sqrt{1 + 4 \frac{\|Z_o\|_{mm}^2}{R_{0f}^2}} \right) \quad (17.37)$$

Evaluation of this expression with the given numerical values leads to $n = 2.5$. The blocking capacitor is therefore required to have a value of $nC_f = 1200 \mu\text{F}$. This is one-quarter of the value employed in Sect. 17.3.2. The value of R_f is then found by evaluation of Eq. (17.36), leading to

$$R_f = R_{0f} \sqrt{\frac{(2+n)(4+3n)}{2n^2(4+n)}} = 0.67 \Omega \quad (17.38)$$

The output impedance of this filter design is compared with the output impedances of the original undamped filter of Sect. 17.3.1, and of the suboptimal design of Sect. 17.3.2, in Fig. 17.25. It can be seen that the optimally damped filter does indeed achieve the desired peak output impedance of 1Ω , at the slightly lower peak frequency given by Eq. (17.34).

The R_f-C_b parallel damping approach finds significant application in dc-dc converters. Since a series resistor is placed in series with C_b , C_b can be realized using capacitor types having substantial equivalent series resistance, such as electrolytic and tantalum types. However, in some applications, the R_f-L_b approaches of the next subsections can lead to smaller designs. Also, the large blocking capacitor value may be undesirable in applications having an ac input.

17.4.2 R_f-L_b Parallel Damping

Figure 17.23b illustrates the placement of damping resistor R_f in parallel with inductor L_f . Inductor L_b causes the filter to exhibit a two-pole attenuation characteristic at high frequency. To allow R_f to damp the filter, inductor L_b should have an impedance magnitude that is sufficiently smaller than R_f at the filter resonant frequency f_f . Optimization of this damping network is described in [158].

With this approach, inductor L_b can be physically much smaller than L_f . Since R_f is typically much greater than the dc resistance of L_f , essentially none of the dc current flows through L_b . Furthermore, R_f could be realized as the equivalent series resistance of L_b at the filter resonant frequency f_f . Hence, this is a very simple, low-cost approach to damping the input filter.

The disadvantage of this approach is the fact that the high-frequency attenuation of the filter is degraded: the high-frequency asymptote of the filter transfer function is increased from $1/\omega^2 L_f C_f$ to $1/\omega^2 (L_f \| L_b) C_f$. Furthermore, since the need for damping limits the maximum value of L_b , significant loss of high-frequency attenuation is unavoidable. To compensate, the value of L_f must be increased. Therefore, a tradeoff occurs between damping and degradation of high-frequency attenuation, as illustrated in Fig. 17.26. For example, limiting the degradation of high-frequency attenuation to 6 dB leads to an optimum peak filter output impedance $\|Z_o\|_{mm}$ of $\sqrt{6}$ times the original characteristic impedance R_{0f} . Additional damping leads to further degradation of the high-frequency attenuation.

The optimally damped design (i.e., the choice of R_f that minimizes the peak output impedance $\|Z_o\|$ for a given choice of L_b) is described by the following equations:

$$Q_{opt} = \frac{R_f}{R_{0f}} = \sqrt{\frac{n(3 + 4n)(1 + 2n)}{2(1 + 4n)}} \quad (17.39)$$

where

$$n = \frac{L_b}{L_f} \quad (17.40)$$

The peak filter output impedance occurs at frequency

$$f_m = f_f \sqrt{\frac{1 + 2n}{2n}} \quad (17.41)$$




Fig. 17.26

Performance attained via optimal design procedure, parallel R_f-L_b circuit of Fig. 17.23b. Optimum peak filter output impedance $\|Z_o\|_{mm}$ and increase of filter high-frequency gain, vs. $n = L_b/L$

and has the value

$$\|Z_o\|_{mm} = R_{0f} \sqrt{2n(1 + 2n)} \quad (17.42)$$

The attenuation of the filter high-frequency asymptote is degraded by the factor

$$\frac{L_f}{L_f \|L_b\|} = 1 + \frac{1}{n} \quad (17.43)$$

So, given an undamped L_f-C_f filter having corner frequency f_f , and characteristic impedance R_{0f} , and given a requirement for the maximum allowable output impedance $\|Z_o\|_{mm}$, one can solve Eq. (17.42) for the required value of n . One can then determine the required numerical values of L_b and R_f .

17.4.3 R_f-L_b Series Damping

Figure 17.23c illustrates the placement of damping resistor R_f in series with inductor L_f . Inductor L_b provides a dc bypass to avoid significant power dissipation in R_f . To allow R_f to damp the filter, inductor L_b should have an impedance magnitude that is sufficiently greater than R_f at the filter resonant frequency.

Although this circuit is theoretically equivalent to the parallel damping R_f-L_b case of Sect. 17.4.2, several differences are observed in practical designs. Both inductors must carry the full dc current, and hence both have significant size. The filter high-frequency attenuation is not affected by the choice of L_b , and the high-frequency asymptote is identical to that of the original undamped filter. The tradeoff in design of this filter does not involve high-frequency attenuation; rather, the issue is damping vs. bypass inductor size.

Design equations similar to those of the previous sections can be derived for this case. The optimum peak filter output impedance occurs at frequency

$$f_m = f_f \sqrt{\frac{2+n}{2(1+n)}} \quad (17.44)$$

and has the value

$$\|Z_o\|_{mm} = R_{0f} \frac{\sqrt{2(1+n)(2+n)}}{n} \quad (17.45)$$

The value of damping resistance that leads to optimum damping is described by

$$Q_{opt} = \frac{R_{0f}}{R_f} = \left(\frac{1+n}{n} \right) \sqrt{\frac{2(1+n)(4+n)}{(2+n)(4+3n)}} \quad (17.46)$$

For this case, the peak output impedance cannot be reduced below $\sqrt{2}R_{0f}$ via damping. Nonetheless, it is possible to further reduce the filter output impedance by redesign of L_f and C_f , to reduce the value of R_{0f} .

17.4.4 Cascading Filter Sections

A cascade connection of multiple $L-C$ filter sections can achieve a given high-frequency attenuation with less volume and weight than a single-section $L-C$ filter. The increased cutoff frequency of the multiple-section filter allows use of smaller inductance and capacitance values. Damping of each $L-C$ section is usually required, which implies that damping of each section should be optimized. Unfortunately, the results of the previous sections are restricted to single-section filters. Interactions between cascaded $L-C$ sections can lead to additional resonances and increased filter output impedance.

It is nonetheless possible to design cascaded filter sections such that interaction between $L-C$ sections is negligible. In the approach described below, the filter output impedance is approximately equal to the output impedance of the last section, and resonances caused by interactions between stages are avoided. Although the resulting filter may not be “optimal” in any sense, insight can be gained that allows intelligent design of multiple-section filters with economical damping of each section.




Fig. 17.27 Addition of a filter section at the input of an existing filter

Consider the addition of a filter section to the input of an existing filter, as in Fig. 17.27. Let us assume that the existing filter has been correctly designed to meet the output impedance design criteria of Eq. (17.19): under the conditions $Z_a(s) = 0$ and $\hat{v}_g(s) = 0$, $\|Z_o\|$ is sufficiently small. It is desired to add a damped filter section that does not significantly increase $\|Z_o\|$.

Middlebrook’s Extra Element Theorem of Sect. 16.1 can again be invoked, to express how addition of the filter section modifies $Z_o(s)$:

$$Z_o(s) = \left(Z_o(s) \Big|_{Z_a(s)=0} \right) \frac{\left(1 + \frac{Z_a(s)}{Z_{N1}(s)} \right)}{\left(1 + \frac{Z_a(s)}{Z_{D1}(s)} \right)} \quad (17.47)$$

where

$$Z_{N1}(s) = Z_{i1}(s) \Big|_{\hat{v}_{test}(s) \rightarrow 0} \quad (17.48)$$

is the impedance at the input port of the existing filter, with its output port short-circuited. Note that, in this particular case, nulling $\hat{v}_{test}(s)$ is the same as shorting the filter output port because the short-circuit current flows through the \hat{i}_{test} source. The quantity

$$Z_{D1}(s) = Z_{i1}(s) \Big|_{\hat{i}_{test}(s)=0} \quad (17.49)$$

is the impedance at the input port of the existing filter, with its output port open-circuited. Hence, the additional filter section does not significantly alter Z_o provided that

$$\begin{aligned} \|Z_a\| &\ll \|Z_{N1}\| \text{ and} \\ \|Z_a\| &\ll \|Z_{D1}\| \end{aligned} \quad (17.50)$$

Bode plots of the quantities Z_{N1} and Z_{D1} can be constructed either analytically or by computer simulation, to obtain limits of Z_a . When $\|Z_a\|$ satisfies Eq. (17.50), then the “correction factor” $(1 + Z_a/Z_{N1})/(1 + Z_a/Z_{D1})$ is approximately equal to 1, and the modified Z_o is approximately equal to the original Z_o .

To satisfy the design criteria (17.50), it is advantageous to select the resonant frequencies of Z_a to differ from the resonant frequencies of Z_{D1} . In other words, we should stagger-tune the filter sections. This minimizes the interactions between filter sections, and can allow use of smaller reactive element values.

17.4.5 Example: Two Stage Input Filter

As an example, let us consider the design of a two-stage filter using R_f-L_b parallel damping in each section as illustrated in Fig. 17.28 [158]. It is desired to achieve the same attenuation as the single-section filters designed in Sects. 17.3.2 and 17.4.1, and to filter the input current of the same buck converter example of Fig. 17.11. These filters exhibit an attenuation of 80 dB at 250 kHz, and satisfy the design inequalities of Eq. (17.19) with the $\|Z_N\|$ and $\|Z_D\|$ impedances of Fig. 17.13. Hence, let us design the filter of Fig. 17.28 to attain 80 dB of attenuation at 250 kHz.




Fig. 17.28 Two-section input filter example, employing R_f-L_b parallel damping in each section

As described in the previous section and below, it is advantageous to stagger-tune the filter sections so that interaction between filter sections is reduced. We will find that the cut-off frequency of filter section 1 should be chosen to be smaller than the cutoff frequency of section 2. In consequence, the attenuation of section 1 will be greater than that of section 2. Let us (somewhat arbitrarily) design to obtain 45 dB of attenuation from section 1, and

35 dB of attenuation from section 2 (so that the total is the specified 80 dB). Let us also select $n_1 = n_2 = n = L_b/L_f = 0.5$ for each section; as illustrated in Fig. 17.26, this choice leads to a good compromise between damping of the filter resonance and degradation of high frequency filter attenuation. Equation (17.43) and Fig. 17.26 predict that the R_f-L_b damping network will degrade the high-frequency attenuation by a factor of $(1+1/n) = 3$, or 9.5 dB. Hence, the section 1 undamped resonant frequency f_{f1} should be chosen to yield $45 \text{ dB} + 9.5 \text{ dB} = 54.5 \text{ dB} \Rightarrow 533$ of attenuation at 250 kHz. Since section 1 exhibits a two-pole (-40 dB/decade) roll-off at high frequencies, f_{f1} should be chosen as follows:

$$f_{f1} = \frac{(250 \text{ kHz})}{\sqrt{533}} = 10.8 \text{ kHz} \quad (17.51)$$

Note that this frequency is well above the 1.6 kHz resonant frequency f_0 of the buck converter output filter. Consequently, the output impedance $\|Z_o\|$ can be as large as 3Ω , and still be well below the $\|Z_N(j\omega)\|$ and $\|Z_D(j\omega)\|$ plots of Fig. 17.13.

Solution of Eq. (17.42) for the required section 1 characteristic impedance that leads to a peak output impedance of 3Ω with $n = 0.5$ leads to

$$R_{0f1} = \frac{\|Z_o\|_{\text{mm}}}{\sqrt{2n(1+2n)}} = \frac{3 \Omega}{\sqrt{2(0.5)(1+2(0.5))}} = 2.12 \Omega \quad (17.52)$$

The filter inductance and capacitance values are therefore

$$\begin{aligned} L_1 &= \frac{R_{0f1}}{2\pi f_{f1}} = 31.2 \mu\text{H} \\ C_1 &= \frac{1}{2\pi f_{f1} R_{0f1}} = 6.9 \mu\text{F} \end{aligned} \quad (17.53)$$

The section 1 damping network inductance is

$$n_1 L_1 = 15.6 \mu\text{H} \quad (17.54)$$

The section 1 damping resistance is found from Eq. (17.39):

$$R_1 = Q_{opt} R_{0f1} = R_{0f1} \sqrt{\frac{n(3+4n)(1+2n)}{2(1+4n)}} = 1.9 \Omega \quad (17.55)$$

The peak output impedance will occur at the frequency given by Eq. (17.41), 15.3 kHz. The quantities $\|Z_{N1}(j\omega)\|$ and $\|Z_{D1}(j\omega)\|$ for filter section 1 can now be constructed analytically or plotted by computer simulation. $\|Z_{N1}(j\omega)\|$ is the section 1 input impedance Z_{i1} with the output of section 1 shorted, and is given by the parallel combination of the sL_1 and the $(R_1 + sn_1 L_1)$ branches. $\|Z_{D1}(j\omega)\|$ is the section 1 input impedance Z_{i1} with the output of section 1 open-circuited, and is given by the series combination of $Z_{N1}(s)$ with the capacitor impedance $1/sC_1$. Figure 17.29 contains plots of $\|Z_{N1}(j\omega)\|$ and $\|Z_{D1}(j\omega)\|$ for filter section 1, generated using Spice.




Fig. 17.29 Bode plot of Z_{N1} and Z_{N2} for filter section 1. Also shown is the Bode plot for the output impedance Z_a of filter section 2

One way to approach design of filter section 2 is as follows. To avoid significantly modifying the overall filter output impedance Z_o , the section 2 output impedance $\|Z_a(j\omega)\|$ must be sufficiently less than $\|Z_{N1}(j\omega)\|$ and $\|Z_{D1}(j\omega)\|$. It can be seen from Fig. 17.29 that, with respect to $\|Z_{D1}(j\omega)\|$, this is most difficult to accomplish when the peak frequencies of sections 1 and 2 coincide. It is most difficult to satisfy the $\|Z_{N1}(j\omega)\|$ design criterion when the peak frequency of sections 2 is lower than the peak frequency of section 1. Therefore, the best choice is to stagger-tune the filter sections, with the resonant frequency of section 1 being lower than the peak frequency of section 2. This implies that section 1 will produce more high-frequency attenuation than section 2. For this reason, we have chosen to achieve 45 dB of attenuation with section 1, and 35 dB of attenuation from section 2.

The section 2 undamped resonant frequency f_{f2} should be chosen in the same manner used in Eq. (17.51) for section 1. We have chosen to select $n_2 = n = L_b/L_f = 0.5$ for section 2; this again means that the R_f-L_b damping network will degrade the high-frequency attenuation by a factor of $(1 + 1/n) = 3$, or 9.5 dB. Hence, the section 2 undamped resonant frequency f_{f2} should be chosen to yield $35 \text{ dB} + 9.5 \text{ dB} = 44.5 \text{ dB} \Rightarrow 169$ of attenuation at 250 kHz. Since section 2 exhibits a two-pole (-40 dB/decade) roll-off at high frequencies, f_{f2} should be chosen as follows:

$$f_{f2} = \frac{(250 \text{ kHz})}{\sqrt{169}} = 19.25 \text{ kHz} \quad (17.56)$$

The output impedance of section 2 will peak at the frequency 27.2 kHz, as given by Eq. (17.41). Hence, the peak frequencies of sections 1 and 2 differ by almost a factor of 2.

Figure 17.29 shows that, at 27.2 kHz, $\|Z_{D1}(j\omega)\|$ has a magnitude of roughly 3 dBΩ, and that $\|Z_{N1}(j\omega)\|$ is approximately 7 dBΩ. Hence, let us design section 2 to have a peak output impedance of 0 dBΩ $\Rightarrow 1 \Omega$. Solution of Eq. (17.42) for the required section 2 characteristic impedance leads to

$$R_{0f2} = \frac{\|Z_a\|_{mm}}{\sqrt{2n(1+2n)}} = \frac{1 \Omega}{\sqrt{2(0.5)(1+2(0.5))}} = 0.71 \Omega \quad (17.57)$$

The section 2 element values are therefore

$$\begin{aligned} L_2 &= \frac{R_{0f2}}{2\pi f_{f2}} = 5.8 \mu\text{H} \\ C_2 &= \frac{1}{2\pi f_{f2} R_{0f2}} = 11.7 \mu\text{F} \\ n_2 L_2 &= 2.9 \mu\text{H} \\ R_2 &= Q_{opt} R_{0f2} = R_{0f2} \sqrt{\frac{n(3+4n)(1+2n)}{2(1+4n)}} = 0.65 \Omega \end{aligned} \quad (17.58)$$

A Bode plot of the resulting Z_a is overlaid on Fig. 17.29. It can be seen that $\|Z_a(j\omega)\|$ is less than, but very close to, $\|Z_{D1}(j\omega)\|$ between the peak frequencies of 15 kHz and 27 kHz. The impedance inequalities (17.50) are satisfied somewhat better below 15 kHz, and are satisfied very well at high frequency.

The resulting filter output impedance $\|Z_o(j\omega)\|$ is plotted in Fig. 17.30, for section 1 alone and for the complete cascaded two-section filter. It can be seen that the peak output impedance




Fig. 17.30 Comparison of the impedance design criteria $\|Z_N(j\omega)\|$ and $\|Z_D(j\omega)\|$, Eq. (17.19), with the filter output impedance $\|Z_o(j\omega)\|$. Solid line: $\|Z_o(j\omega)\|$ of cascaded design. Dashed line: $\|Z_o(j\omega)\|$ of section 1 alone




Fig. 17.31 Input filter transfer function, cascaded two-section design

is approximately $10 \text{ dB}\Omega$, or roughly 3Ω . The impedance design criteria (17.19) are also shown, and it can be seen that the filter meets these design criteria. Note the absence of resonances in $\|Z_o(j\omega)\|$.

The effect of stage 2 on $\|Z_o(j\omega)\|$ is very small above 40 kHz (where inequalities (17.50) are very well satisfied), and has moderate-to-small effect at lower frequencies. It is interesting that, above approximately 12 kHz, the addition of stage 2 actually *decreases* $\|Z_o(j\omega)\|$. The reason for this can be seen from Fig. 16.8: when the phase difference between $\angle Z_a(j\omega)$ and $\angle Z_{D1}(j\omega)$ is not too large ($\leq 90^\circ$), then the $1/(1 + Z_a/Z_{D1})$ term decreases the magnitude of the resulting $\|Z_o(j\omega)\|$. As can be seen from the phase plot of Fig. 17.29, this is indeed what happens. So allowing $\|Z_a(j\omega)\|$ to be similar in magnitude to $\|Z_{D1}(j\omega)\|$ above 12 kHz was an acceptable design choice.

The resulting filter transfer function is illustrated in Fig. 17.31. It can be seen that it does indeed attain the goal of 80 dB attenuation at 250 kHz.

Figure 17.32 compares the single-stage design of Sect. 17.4.1 to the two-stage design of this section. Both designs attain 80 dB attenuation at 250 kHz, and both designs meet the impedance design criteria of Eq. (17.19). However, the single-stage approach requires much larger filter elements.

17.5 Stability Criteria

In the previous sections, Middlebrook's Extra Element Theorem has been employed to gain insight into how the addition of an input filter changes the transfer functions of a converter. Impedance inequalities such as those discussed in Sect. 17.2.3 yield insight into how to shape the filter output impedance so that addition of the input filter does not substantially change the converter transfer functions $G_{vd}(s)$, $G_{vg}(s)$, and $Z_{out}(s)$. Hence we expect that addition of an




Fig. 17.32 Comparison of single-section (a) and two-section (b) input filter designs. Both designs meet the design criteria (17.19), and both exhibit 80 dB of attenuation at 250 kHz

input filter meeting the impedance inequalities will not change the stability of a well-designed switching regulator. In this sense, the impedance inequalities can be viewed as design criteria that may be conservative.

By themselves, the impedance inequalities of Sect. 17.2.3 do not define the stability boundary of a closed-loop system, because these inequalities do not depend on the actual loop gain $T(s)$. So far, we have applied the Extra Element Theorem only to the open-loop transfer functions such as $G_{vd}(s)$. To determine the stability of a closed-loop switching regulator with input filter, we need to further investigate how alteration of the transfer functions of the converter power stage affects the stability and phase margin of the loop gain $T(s)$.

One straightforward approach is to plot the modified loop gain including the modified $G_{vd}(s)$ of Eq. (17.4), and then apply the usual stability tests such as the phase margin test to the result. The modified $G_{vg}(s)$ and $Z_{out}(s)$ can be plotted as well, to check whether these quantities continue to meet the design goals. This approach is discussed in Sect. 17.5.1.

A second approach is based on comparison of the input filter source impedance $Z_o(s)$ with the converter closed-loop input impedance $Z_i(s)$ [151]. This approach expresses the stability boundary directly in terms of $Z_o(s)$. The loading of the input filter by $Z_i(s)$ leads to a voltage divider term

$$\frac{Z_i}{Z_i + Z_o} \quad (17.59)$$

that can contain RHP poles, and is the origin of the stability problem. Section 17.5.2 contains a derivation and an example. The approaches of Sects. 17.5.1 and 17.5.2 give identical predictions of the stability boundary.

17.5.1 Modified Phase Margin

Let us consider again the buck converter example of Sect. 17.3. The effect of the addition of an undamped $L-C$ input filter on the control-to-output transfer function $G_{vd}(s)$ is illustrated in Fig. 17.18, repeated in Fig. 17.33. It can be seen that G_{vd} is substantially unchanged below the input filter resonance at 400 Hz, but G_{vd} contains an additional 360° of phase lag above 400 Hz. The undamped input filter violates the inequalities of Eq. (17.19) in the vicinity of 400 Hz.




Fig. 17.33 Effect of undamped input filter on the control-to-output transfer function $G_{vd}(s)$ of the buck converter example. *Dashed lines:* without input filter. *Solid lines:* with undamped input filter

If this converter and input filter are employed in a closed-loop regulator system having a loop crossover frequency f_c well below the input filter resonance at 400 Hz, then the phase margin of the loop gain $T(s)$ will be essentially unchanged by the input filter and the loop will be stable. Violation of the impedance inequalities is irrelevant because the violation occurs outside the bandwidth of the loop. Conversely, if the loop crossover frequency f_c is near to or greater than 400 Hz, then addition of the undamped input filter will decrease the phase margin of the loop gain $T(s)$ by as much as -360° , which would lead to a negative phase margin and instability.

Hence, one approach to determination of the stability boundary is to employ the modified $G_{vd}(s)$ to plot the modified loop gain and find its phase margin. As an example, let us consider the closed-loop buck regulator with PID compensator designed in Sect. 9.5.4. Figure 17.34 illustrates this closed-loop system, with an added single-section input filter and R_f-C_b damping network.

Figure 17.35 contains a plot of the magnitude of the input filter source (output) impedance Z_o , along with the impedances Z_N , Z_D , and Z_e from Table 17.1, using the numerical values specified in Fig. 17.34. It can be observed that $\|Z_o\|$ is indeed less than $\|Z_N\|$, $\|Z_D\|$, and $\|Z_e\|$ at




Fig. 17.34 Closed-loop buck regulator with PID compensator, Sect. 9.5.4, with a damped input filter




Fig. 17.35 Impedance inequalities for the regulator of Fig. 17.34

all frequencies, although the impedances are close in magnitude in the vicinity of the resonances of the input filter (approximately 4 kHz) and the converter output filter (1 kHz).

The original and modified loop gains are plotted in Fig. 17.36. It can be observed that the effect of the input filter on the loop gain is moderate, and the loop continues to be stable. Nonetheless, changes are observed at frequencies where $\|Z_o\|$ approaches $\|Z_N\|$ or $\|Z_D\|$. At or above the 1




Fig. 17.36 Modification of the loop gain magnitude and phase by the input filter, for the buck regulator of Fig. 17.34

kHz resonant frequency of the buck output filter, the magnitude and phase of the loop gain $T(s)$ are somewhat reduced. Resonant (LHP) zeroes are introduced into $T(s)$ at the approximately 4 kHz resonance of the input filter, which cause the loop to exhibit three crossover frequencies. The loop also contains a pair of damped poles near 4 kHz. The phase margin is reduced, but is still positive, and the loop continues to be stable.

Again, it should be noted that $\|Z_o\| < \|Z_N\|$ is not the stability condition, but rather stability is deduced from the loop gain plot.

Figure 17.37 illustrates modification of the input filter damping network, such that the peak $\|Z_o\|$ is increased. The impedance magnitudes for this case are plotted in Fig. 17.38. It can be seen that the input filter $\|Z_o\|$ now significantly exceeds $\|Z_N\|$ and $\|Z_D\|$ at the input filter resonant




Fig. 17.37 Modification of the input filter of Fig. 17.34 to reduce its damping




Fig. 17.38 Impedance inequalities for the regulator of Fig. 17.37

frequency of 4 kHz. The resulting loop gain magnitude and phase is plotted in Fig. 17.39. The correction factor in Eq. (17.4) introduces resonant RHP zeroes and resonant poles into $T(s)$, at the input filter resonant frequency. This adds an additional 360° of phase lag at frequencies above 4 kHz. At the loop crossover frequency of 7 kHz, the phase margin is negative. Hence, the converter feedback loop is unstable.




Fig. 17.39 Modification of the loop gain magnitude and phase by the input filter, for the buck regulator of Fig. 17.37

In summary, the impedance inequalities of Sect. 17.2.3 provide conditions that guarantee that the loop gain and other important quantities are unchanged by addition of an input filter. The actual stability boundary is determined by plotting the modified loop gain, and then applying the usual stability tests such as the phase margin test. In the examples of this section, the correction factor (Eq. (17.18)) leads to decrease of the magnitude and phase of the loop gain in the vicinity of the crossover frequency. In the example in which damping of the input filter was inadequate, this led to a negative phase margin and instability.

17.5.2 Closed-Loop Input Impedance

Another useful approach for determination of the exact stability boundary is based on the loading of the input filter by the closed-loop converter input impedance $Z_i(s)$. This loading leads to a voltage divider term

$$\frac{Z_i(s)}{Z_i(s) + Z_o(s)} = \frac{1}{1 + \frac{Z_o(s)}{Z_i(s)}} \quad (17.60)$$

that introduces new poles into the closed-loop transfer functions of the system [151]. It is possible that these new poles lie in the right half-plane, and this can be viewed as the mechanism by which addition of an input filter destabilizes the regulator. In this section, the Extra Element Theorem is employed to derive how the input filter adds the additional term (17.60) to a closed-loop transfer function of the system; the closed-loop audiosusceptibility \hat{v}/\hat{v}_g is used as an example but all closed-loop transfer functions of the network contain the same poles. Second, the Feedback Theorem is employed to find an expression for the closed-loop input impedance $Z_i(s)$. Finally, the stability of Eq. (17.60) is examined by treating $T_m(s) = Z_o(s)/Z_i(s)$ as a minor loop gain whose stability can be determined using conventional techniques such as the Nyquist stability theorem and the phase margin test.

Effect of input filter on closed-loop transfer functions

Figure 17.40 illustrates the small-signal model of a system composed of a CCM switching converter, its feedback system, and an input filter. A Thevenin-equivalent circuit models the output port of the input filter, having output impedance $Z_o(s)$. The transfer function of the unloaded input filter is $H_i(s)$, and the voltage applied to the input port of the input filter is $\hat{v}_g(s)$. The converter power stage is modeled using the canonical model of Sect. 7.4. The compensator and PWM transfer functions are combined into gain block $A(s)$.




Fig. 17.40 Small-signal model of a closed-loop converter system with input filter

In the case of no input filter, $Z_o(s) = 0$ and $H_i(s) = 1$. Under these conditions, the “original” closed-loop transfer functions can be found using the Feedback Theorem, in a manner similar to that employed in Sect. 13.4. The “original” loop gain is found to be

$$T(s) = A(s)e(s)MH_e(s)H(s) \quad (17.61)$$

The “original” audiosusceptibility is

$$G_{vg}(s) = \frac{MH_e(s)}{1 + T(s)} \quad (17.62)$$

This coincides with the result of Eq. (13.103). In the presence of the input filter, the Extra Element Theorem predicts that the audiosusceptibility becomes

$$G'_{vg}(s) = H_i(s)G_{vg}(s) \frac{1 + \frac{Z_o}{Z_{Ng}}}{1 + \frac{Z_o}{Z_{Dg}}} \quad (17.63)$$

Figure 17.41 illustrates use of the Extra Element Theorem to find the modified audiosusceptibility $G'_{vg}(s)$. The Thevenin impedance $Z_o(s)$ is treated as the extra element, and current \hat{i}_t is injected at the Z_o port.

The impedance Z_{Ng} is the impedance seen at the injection port, when \hat{i}_t and \hat{v}_{in} are adjusted such that the output voltage \hat{v} is nulled. The reference variation \hat{v}_{ref} is also set to zero:

$$Z_{Ng} = \left. \frac{\hat{v}_t}{\hat{i}_t} \right|_{\begin{subarray}{l} \hat{v} \rightarrow 0 \\ \hat{v}_{ref} = 0 \end{subarray}} \quad (17.64)$$




Fig. 17.41 Use of the Extra Element Theorem to find the modified $G'_{vg}(s)$

When \hat{v} is nulled, with \hat{v}_{ref} set to zero, the duty-cycle variation \hat{d} also becomes zero. Hence, the $e(s)\hat{d}$ and $j(s)\hat{d}$ sources are zero. Additionally, the null condition of \hat{v} causes zero-current variation in the load and in the C and L_e elements, so that there is no voltage across the transformer windings and no current through the transformer windings. Hence the null condition implies that $\hat{i}_t = 0$ and $\hat{v}_t = -H_i\hat{v}_{in}$. Therefore Z_{Ng} is

$$Z_{Ng} = \frac{-H_i\hat{v}_{in}}{0} = \infty \quad (17.65)$$

Z_{Ng} is an open circuit, and the numerator term of the correction factor (17.63) equals $(1+0) = 1$.

The impedance Z_{Dg} is the impedance seen at the injection port, when \hat{v}_{in} and \hat{v}_{ref} are set to zero:

$$Z_{Dg} = \left. \frac{\hat{v}_t}{\hat{i}_t} \right|_{\begin{subarray}{l} \hat{v}_{in}=0 \\ \hat{v}_{ref}=0 \end{subarray}} \quad (17.66)$$

The quantity Z_{Dg} is seen to be the closed-loop input impedance Z_i of the regulator. Hence, the closed-loop audiosusceptibility in Eq. (17.63) is

$$G'_{vg}(s) = H_i(s)G_{vg}(s) \frac{1}{\left(1 + \frac{Z_o}{Z_i}\right)} \quad (17.67)$$

A similar analysis can show that the modified closed-loop output impedance contains the same correction factor denominator term [151].

How can addition of an input filter to a stable closed-loop regulator lead to instability, *i.e.*, closed-loop transfer function poles in the right half of the complex plane? In Eq. (17.67), the quantity $G_{vg}(s)$ is the closed-loop audiosusceptibility of the original regulator; we assume that the original regulator was correctly designed so that $G_{vg}(s)$ is stable and contains no right half-plane poles. The quantity H_i is the unloaded transfer function of the filter, which we also assume contains no right half-plane poles since the filter is a passive network. Hence the only term that can lead to instability is the denominator correction factor term

$$\frac{1}{\left(1 + \frac{Z_o}{Z_i}\right)} = \frac{1}{(1 + T_m)} \quad (17.68)$$

The term in Eq. (17.68) is the origin of potential instability caused by addition of the input filter. The denominator correction factor term assumes the same mathematical form as a closed-loop transfer function, effectively with “minor loop gain” $T_m = Z_o/Z_i$, and it is possible for the $(1+T_m)$ term to contain right half-plane roots. Hence the usual stability tests such as the Nyquist stability criterion or phase margin tests can be applied to T_m .

Finding the closed-loop input admittance $Y_i = 1/Z_{Dg}$

We can apply the Feedback Theorem of Chap. 13 as illustrated in Fig. 17.42. A test source \hat{v}_t is injected at the power input port of the small-signal model, and the converter input current \hat{i}_t is measured. The input admittance is the transfer function from \hat{v}_t to \hat{i}_t :

$$Y_i = \frac{\hat{i}_t}{\hat{v}_t} \quad (17.69)$$




Fig. 17.42 Use of the Feedback Theorem to find the closed-loop input admittance $Y_i = 1/Z_{Dg}$

To determine the closed-loop Y_i , source \hat{v}_z is injected after the summing node, and the Feedback Theorem is applied to express Y_i as

$$Y_i = Y_{i\infty} \frac{T}{1+T} + Y_{i0} \frac{1}{1+T} \quad (17.70)$$

The gain $Y_{i\infty}$ is given by

$$Y_{i\infty}(s) = \left. \frac{\hat{i}_t(s)}{\hat{v}_t(s)} \right|_{\begin{subarray}{l} \hat{v}_{ref}=0 \\ \hat{v}_y \rightarrow 0 \end{subarray}} \quad (17.71)$$

The loop reference variation \hat{v}_{ref} is set to zero. In the presence of the test source \hat{v}_t , the signal \hat{v}_z is adjusted to null \hat{v}_y . Figure 17.43 illustrates solution of the model under these conditions.

With the reference \hat{v}_{ref} set to zero, the nulling of \hat{v}_y implies that the output voltage \hat{v} is also nulled. Hence the current through the load resistance R is nulled. Hence the currents in the effective filter elements are nulled, and there must be zero voltage across the transformer secondary. This implies that there is zero voltage across the transformer primary, and zero current through the $e(s)\hat{d}$ source. So under the null conditions, the test voltage must be $\hat{v}_t = -e(s)\hat{d}$, and the test current must be $\hat{i}_t = j(s)\hat{d}$. This leads to the result

$$Y_{i\infty} = \frac{j(s)\hat{d}}{-e(s)\hat{d}} = -\frac{j(s)}{e(s)} \quad (17.72)$$

For the buck converter, this expression reduces to

$$Y_{i\infty} = -\frac{M^2}{R} \quad (17.73)$$




Fig. 17.43 Determination of $Y_{i\infty}$

At frequencies where the loop gain T is large in magnitude, the converter closed-loop incremental input admittance Y_i is negative. The quantity $1/Y_{i\infty}$ coincides with the Z_N listed in Table 17.1; when the loop gain is large then the converter closed-loop input impedance follows Z_N .

The gain Y_{i0} is given by

$$Y_{i0}(s) = \left. \frac{\hat{i}_t(s)}{\hat{v}_t(s)} \right|_{\begin{subarray}{l} \hat{v}_{ref}=0 \\ \hat{v}_x \rightarrow 0 \\ \hat{v}_y \rightarrow 0 \end{subarray}} \quad (17.74)$$

The loop reference variation \hat{v}_{ref} is set to zero. In the presence of the test source \hat{v}_t , the signal \hat{v}_z is adjusted such that \hat{v}_x is nulled. Figure 17.44 illustrates solution of the model under these conditions.

With \hat{v}_x equal to zero, the duty-cycle variation \hat{d} is zero. Hence the canonical model sources $e(s)\hat{d}$ and $j(s)\hat{d}$ become zero. The converter input admittance Y_{i0} is then the effective filter input admittance $1/Z_{ei}(s)$, reflected through the transformer turns ratio M^2 :


$$Y_{i0}(s) = \frac{M^2}{Z_{ei}(s)} \quad (17.75)$$

At frequencies where the loop gain T is small in magnitude, then the converter closed-loop incremental input admittance Y_i follows the open-loop value M^2/Z_{ei} . This quantity is a passive admittance, having phase in the range $-90^\circ \leq \angle Y_i \leq +90^\circ$. The quantity $1/Y_{i0}$ coincides with the Z_D listed in Table 17.1; when the loop gain is small then the converter closed-loop input impedance follows Z_D .

The loop gain $T(s)$ of Eq. (17.70) is given by

$$T(s) = \left. \frac{\hat{v}_y(s)}{\hat{v}_x(s)} \right|_{\begin{subarray}{l} \hat{v}_{ref}=0 \\ \hat{v}_t=0 \end{subarray}} \quad (17.76)$$

This is the loop gain of the original closed-loop regulator, before addition of the input filter.

Fig. 17.44 Determination of Y_{i0}

Construction of Z_i

Construction of the closed-loop input impedance $Z_i = 1/Y_i$ based on the results of Eqs. (17.70), (17.73), and (17.75). Graphical construction of Z_i is illustrated in Fig. 17.45 for a simple buck converter example. Figure 17.45a contains magnitude asymptotes of T , $T/(1+T)$, and $1/(1+T)$, constructed as described in Sect. 9.3. The loop gain for this simple example includes the resonant poles of the converter $L-C$ filter at frequency f_o , plus a high-frequency zero. The loop crossover frequency is f_c , and the phase margin of T leads to peaking with closed-loop Q -factor Q_c as described in Sect. 9.4.3.

Figure 17.45b illustrates construction of the admittance terms of Eq. (17.70). The Z_N and Z_D terms of Table 17.1 are inverted to obtain their admittances, and then are multiplied by the $T/(1+T)$ and $1/(1+T)$ plots of Fig. 17.45a. Figure 17.45c contains plots of the magnitude and phase of the converter closed-loop input impedance Z_i , derived from Fig. 17.45b according to Eq. (17.70).

At frequencies well below the original loop crossover frequency f_c where the loop gain T is large in magnitude, then $T/(1+T) \approx 1$ and $1/(1+T)$ is small. Hence, $Y_i \approx Y_{i\infty}$ and $Z_i \approx Z_N$. As illustrated in Fig. 17.45c, Z_i follows $-R/M^2$ and has phase -180° at low frequency.

At frequencies well above f_c where $\|T\| \ll 1$, then $\|T/(1+T)\| \ll 1$ and $\|1/(1+T)\| \approx 1$. Hence $Y_i \approx Y_{i0}$ and the closed-loop input impedance Z_i follows Z_D . For the example asymptotes of Fig. 17.45, Z_i follows the inductor asymptote sL/M^2 at high frequency, with a phase of $+90^\circ$.

In the vicinity of the original loop crossover frequency f_c , the impedance Z_i transitions between Z_N and Z_D . In general, the Z_N and Z_D asymptotes can differ at the loop crossover frequency, and hence this transition will contain new asymptotes that are not present in Z_N and Z_D alone. Depending on the phase margin of the original loop gain T , the $T/(1+T)$ and $1/(1+T)$ terms of Eq. (17.70) may contain resonant poles and peaking in the vicinity of f_c . This leads to




Fig. 17.45 Steps in the construction of the asymptotes of the closed-loop converter input impedance $Z_i(s)$: (a) converter loop gain T and the closed-loop quantities $T/(1+T)$ and $1/(1+T)$; (b) the admittance terms of Eq. (17.70); (c) the resulting magnitude and phase asymptotes of $Z_i(s)$

resonant zeroes in $Z_i = 1/Y_i$; therefore it is possible that $\|Z_i\|$ is smaller than $\|Z_N\|$ and $\|Z_D\|$ in the vicinity of f_c . Additionally, Z_i contains a RHP pole at frequency f_{nd} ; at frequencies greater than f_{nd} , the negative sign of Z_N is cancelled by the negative sign of the RHP pole, and Z_i reverts to a passive open-loop impedance. It should be noted that the RHP pole of Z_i does not directly lead to instability: when the converter is driven by a voltage source v_g , the current is given by the transfer function $i_g = v_g/Z_i$. This transfer function contains a RHP zero at f_{nd} , and exhibits no RHP poles.

Determination of stability

Next, we can construct the minor loop gain $T_m = Z_o/Z_i$ of Eq. (17.68). In Fig. 17.46, an input filter impedance Z_o is overlayed on the Z_i impedance of Fig. 17.45c. As illustrated in Fig. 17.46, the magnitude of T_m can be found by subtracting the magnitude $\|Z_i\|_{\text{dB}}$ from $\|Z_o\|_{\text{dB}}$. At the frequency or frequencies where $\|Z_i\| = \|Z_o\|$, the minor loop gain T_m exhibits a crossover frequency. The phase of T_m at a given frequency also can be found by subtracting: $\angle T_m = \angle Z_o - \angle Z_i$.

The Bode plot of the minor loop gain T_m is constructed in Fig. 17.47, based on the impedance asymptotes of Fig. 17.46. To conform with the conventional appearance of loop gain phase, the phase asymptotes of T_m have been shifted by -360° ; this corresponds to multiplying T_m by $e^{-j360^\circ} = 1$, and does not change the result. For the specific case sketched in Fig. 17.46, the input filter impedance $\|Z_o\|$ is greater than the converter closed-loop input impedance $\|Z_i\|$ over the frequency range from f_{mc1} to f_{mc2} . As illustrated in Fig. 17.47, the minor loop gain T_m exhibits crossover frequencies at f_{mc1} and f_{mc2} , and reaches a peak magnitude of $R_f M^2/R$ at the filter resonant frequency f_f . The phase of T_m at frequency f_{mc1} is approximately -90° , corresponding to a phase margin of $+90^\circ$. The phase of T_m is approximately -270° at f_{mc2} , cor-




Fig. 17.46 Superimposing the input filter impedance Z_o on the converter closed-loop input impedance asymptotes Z_i to determine the minor loop gain T_m




Fig. 17.47 Bode plot of minor loop gain T_m for the example of Fig. 17.46




Fig. 17.48 Nyquist plot of minor loop gain T_m for the example of Fig. 17.46. Crosshatching denotes the region to the right of the contour; the -1 point is enclosed

responding to a phase margin of -90° . The minor loop gain T_m contains resonant poles at the original loop crossover frequency f_c and a right half-plane zero at frequency f_{nd} .

With multiple crossover frequencies, determination of stability should be resolved by use of the Nyquist plot. The positive-frequency portion of the Nyquist plot of the minor loop gain $T_m(s)$ is illustrated in Fig. 17.48. The minor loop gain has magnitude zero at dc. As frequency increases, T_m increases in magnitude with approximate phase -90° , until it reaches unity magnitude at $f = f_{mc1}$. In the vicinity of $f = f_f$, T_m has magnitude greater than 1, with phase decreasing from -90° towards -270° . At frequencies greater than f_{mc2} , T_m exhibits magnitude less than 1. It can be seen that the -1 point is encircled once by the positive-frequency portion

of the Nyquist plot sketched in Fig. 17.48. The negative-frequency portion of the Nyquist plot, which is the complex conjugate (not shown in Fig. 17.48), also encircles the -1 point once. Consequently, the closed-loop term

$$\frac{1}{1 + T_m} = \frac{Z_i}{Z_o + Z_i} \quad (17.77)$$

contains two right half-plane poles, and is unstable. The regulator closed-loop transfer functions such as Eq. (17.67) will also exhibit these two right half-plane poles.

It can be observed from Fig. 17.48 that the encirclements of the -1 point could be eliminated by reducing the magnitude of the quantity $R_f/(R/M^2)$ to be less than unity. Then the Nyquist plot no longer would encircle the -1 point, and the minor loop T_m would no longer introduce RHP poles. This coincides with the earlier conclusion that adequate damping of the input filter can stabilize the system.

17.5.3 Discussion

Section 17.5 describes two distinct approaches to derivation of the exact stability boundary of a switching regulator with addition of an input filter. In Sect. 17.5.1, the Extra Element Theorem is employed to determine the modified loop gain $T'(s)$. The usual gain and phase margin tests can then be employed to ascertain the stability of the modified regulator system. By contrast, the approach of Sect. 17.5.2 employs the Feedback Theorem to find the new closed-loop poles induced by addition of the input filter. These poles are ascribed to a voltage divider term that accounts for the loading of the input filter impedance $Z_o(s)$ by the closed-loop converter input impedance $Z_i(s)$. This voltage divider term can be viewed as having an effective minor loop gain $T_m(s) = Z_o(s)/Z_i(s)$, whose stability can be ascertained using the usual techniques including phase and gain margins and the Nyquist stability tests.

Thus, we have two distinct approaches to determination of the stability boundary of the regulator when modified by addition of an input filter. It can be verified that identical closed-loop poles and characteristic equations are predicted by the two approaches. Hence, provided that the original unmodified system is stable, the two approaches predict identical stability boundaries.

Finally, it should be emphasized that Sects. 17.1 to 17.4 are concerned with design of an input filter that does not disrupt the important transfer functions of the closed-loop regulator, while Sect. 17.5 is concerned with determination of the formal stability boundary. While these are very different goals, it is revealing that all approaches rely on the impedances Z_N and Z_D of Table 17.1, albeit in different ways. Ultimately, the impedance inequalities of Eq. (17.19) are the governing design criteria, with the issue only being how conservative should the design be. The engineer can employ modern tools to plot the relevant equations of all sections and produce an informed and optimized design.

17.6 Summary of Key Points

1. Switching converters usually require input filters, to reduce conducted electromagnetic interference and possibly also to meet requirements concerning conducted susceptibility.
2. Addition of an input filter to a converter alters the control-to-output and other transfer functions of the converter. Design of the converter control system must account for the effects of the input filter.

3. If the input filter is not damped, then it typically introduces complex poles and RHP zeroes into the converter control-to-output transfer function, at the resonant frequencies of the input filter. If these resonant frequencies are lower than the crossover frequency of the controller loop gain, then the phase margin will become negative and the regulator will be unstable.
4. The input filter can be designed so that it does not significantly change the converter control-to-output and other transfer functions. Impedance inequalities (17.19) give simple design criteria that guarantee this. To meet these design criteria, the resonances of the input filter must be sufficiently damped.
5. Optimization of the damping networks of single-section filters can yield significant savings in filter element size. Equations for optimizing three different filter sections are listed.
6. Substantial savings in filter element size can be realized via cascading filter sections. The design of noninteracting cascaded filter sections can be achieved by an approach similar to the original input filter design method. Impedance inequalities (17.50) give design criteria that guarantee that interactions are not substantial.
7. Another useful approach for determination of the exact stability boundary is based on the loading of the input filter, whose output impedance is $Z_o(s)$, by the closed-loop converter input impedance $Z_i(s)$. The stability is examined by treating $T_m(s) = Z_o(s)/Z_i(s)$ as a minor loop gain using conventional techniques such as the Nyquist stability theorem and the phase margin test.

PROBLEMS

- 17.1** It is required to design an input filter for the flyback converter of Fig. 17.49. The maximum allowed amplitude of switching harmonics of $i_{in}(t)$ is $10 \mu\text{A}$ rms. Calculate the required attenuation of the filter at the switching frequency.




Fig. 17.49 Flyback converter, Problems 17.1, 17.4, 17.6, 17.8, and 17.10

- 17.2** In the boost converter of Fig. 17.50, the input filter is designed so that the maximum amplitude of switching harmonics of $i_{in}(t)$ is not greater than $10 \mu\text{A}$ rms. Find the required attenuation of the filter at the switching frequency.




Fig. 17.50 Boost converter, Problems 17.2, 17.5, 17.7, and 17.9

17.3 Derive the expressions for Z_N and Z_D in Table 17.1.

17.4 The input filter for the flyback converter of Fig. 17.49 is designed using a single L_f-C_f section. The filter is damped using a resistor R_f in series with a very large blocking capacitor C_b .

- (a) Sketch a small-signal model of the flyback converter. Derive expressions for $Z_N(s)$ and $Z_D(s)$ using your model. Sketch the magnitude Bode plots of Z_N and Z_D , and label all salient features.
 - (b) Design the input filter, i.e., select the values of L_f , C_f , and R_f , so that: (i) the filter attenuation at the switching frequency is at least 100 dB, and (ii) the magnitude of the filter output impedance $Z_o(s)$ satisfies the conditions $\|Z_o(j\omega)\| < 0.3 \|Z_D(j\omega)\|$ and $\|Z_o(j\omega)\| < 0.3 \|Z_N(j\omega)\|$, for all frequencies.
 - (c) Use Spice simulations to verify that the filter designed in part (b) meets the specifications.
 - (d) Using Spice simulations, plot the converter control-to-output magnitude and phase responses without the input filter, and with the filter designed in part (b). Comment on the changes introduced by the filter.
- 17.5** It is required to design the input filter for the boost converter of Fig. 17.50 using a single L_f-C_f section. The filter is damped using a resistor R_f in series with a very large blocking capacitor C_b .
- (a) Sketch the magnitude Bode plots of $Z_N(s)$ and $Z_D(s)$ for the boost converter, and label all salient features.
 - (b) Design the input filter, i.e., select the values of L_f , C_f , and R_f , so that: (i) the filter attenuation at the switching frequency is at least 80 dB, and (ii) the magnitude of the filter output impedance $Z_o(s)$ satisfies the conditions $\|Z_o(j\omega)\| < 0.2 \|Z_D(j\omega)\|$, $\|Z_o(\omega)\| < 0.2 \|Z_N(\omega)\|$, for all frequencies.
 - (c) Use Spice simulations to verify that the filter designed in part (b) meets the specifications.
 - (d) Using Spice simulations, plot the converter control-to-output magnitude and phase responses without the input filter, and with the filter designed in part (b). Comment on the changes in the control-to-output responses introduced by the filter.
- 17.6** Repeat the filter design of Problem 17.4 using the optimum filter damping approach described in Sect. 17.4.1. Find the values of L_f , C_f , R_f , and C_b .

- 17.7** Repeat the filter design of Problem 17.5 using the optimum filter damping approach of Sect. 17.4.1. Find the values of L_f , C_f , R_f , and C_b .
- 17.8** Repeat the filter design of Problem 17.4 using the optimum R_f-L_b parallel damping approach described in Sect. 17.4.2. Find the values of L_f , C_f , R_f , and L_b .
- 17.9** Repeat the filter design of Problem 17.5 using the optimum R_f-L_b parallel damping approach described in Sect. 17.4.2. Find the values of L_f , C_f , R_f , and L_b .
- 17.10** It is required to design the input filter for the flyback converter of Fig. 17.32 using two filter sections. Each filter section is damped using a resistor in series with a blocking capacitor.
- Design the input filter, *i.e.*, select values of all circuit parameters, so that (i) the filter attenuation at the switching frequency is at least 100 dB, and (ii) the magnitude of the filter output impedance $Z_o(s)$ satisfies the conditions $\|Z_o(j\omega)\| < 0.3 \|Z_D(j\omega)\|$ and $\|Z_o(j\omega)\| < 0.3 \|Z_N(\omega)\|$, for all frequencies.
 - Use Spice simulations to verify that the filter designed in part (a) meets the specifications.
 - Using Spice simulations, plot the converter control-to-output magnitude and phase responses without the input filter, and with the filter designed in part (b). Comment on the changes introduced by the filter.
- 17.11** Consider the boost voltage regulator of Problem 9.3. It is required to design an input filter for this voltage regulator. The filter should have a single L_f-C_f section with optimum damping using a resistor R_f in series with a capacitor C_b .
- Design the input filter, *i.e.*, select values of all circuit parameters, so that (i) the filter attenuation at the switching frequency $f_s = 200$ kHz is equal to at least 80 dB, and (ii) the magnitude of the filter output impedance $Z_o(s)$ satisfies the conditions $\|Z_o(j\omega)\| \leq 0.4 \|Z_D(j\omega)\|$ and $\|Z_o(j\omega)\| \leq 0.4 \|Z_N(\omega)\|$, for all frequencies.
 - Determine the closed-loop input impedance $Z_i(s)$ of the regulator in Problem 9.3. Examine stability of the closed-loop system by analysis of the minor loop gain $T_m(s) = Z_o(s)/Z_i(s)$, where $Z_o(s)$ is the output impedance of the input filter designed in part (a).



Current-Programmed Control

So far, we have discussed duty ratio control of PWM converters, in which the converter output is controlled by direct choice of the duty ratio $d(t)$. We have therefore developed expressions and small-signal transfer functions that relate the converter waveforms and output voltage to the duty ratio. This direct duty ratio control is sometimes called *voltage mode control*, because the equilibrium output voltage is approximately proportional to the duty cycle in CCM.

Another control scheme which finds wide application is current programmed control [67, 69, 107, 163–175], in which the converter is controlled by choice of the transistor switch current peak($i_s(t)$). The control input signal is a current $i_c(t)$, and a simple control network switches the transistor on and off such that the peak transistor current follows $i_c(t)$. The transistor duty cycle $d(t)$ is not directly controlled, but depends on $i_c(t)$ as well as on the converter inductor currents, capacitor voltages, and power input voltage. Converters controlled via current programming are said to operate in the *current-programmed mode* (CPM), also known as *peak current mode* (PCM) control.

The block diagram of a simple current-programmed controller is illustrated in Fig. 18.1. Control signal $i_c(t)$ and switch current $i_s(t)$ waveforms are given in Fig. 18.2. A clock pulse at the Set input of a latch initiates the switching period, causing the latch output Q to be high and turning on the transistor switch. While the transistor conducts, its current $i_s(t)$ is equal to the inductor current $i_L(t)$; this current increases with some positive slope m_1 that depends on the value of inductance and the converter voltages. In more complicated converters, $i_s(t)$ may follow the sum of several inductor currents. Eventually, the switch current $i_s(t)$ becomes equal to the control signal $i_c(t)$. At this point, the controller turns the transistor switch off, and the inductor current decreases for the remainder of the switching period. The controller measures the switch current $i_s(t)$ with some current sensor circuit, and compares $i_s(t)$ to $i_c(t)$ using an analog comparator. In practice, voltages proportional to $i_s(t)$ and $i_c(t)$ are compared, with constant of proportionality R_f . When $i_s(t) \geq i_c(t)$, the comparator resets the latch, turning the transistor off for the remainder of the switching period.

As usual, a feedback loop can be constructed for regulation of the output voltage. The output voltage $v(t)$ is compared to a reference voltage v_{ref} , to generate an error signal. This error signal is applied to the input of a compensation network, and the output of the compensator drives the control signal $i_c(t)R_f$. To design such a feedback system, we need to model how variations in the control signal $i_c(t)$ and in the line input voltage $v_g(t)$ affect the output voltage $v(t)$.




Fig. 18.1 Current-programmed control of a buck converter. The peak transistor current replaces the duty cycle as the control input

An advantage of the current-programmed mode is its simpler dynamics. To first order, the small-signal control-to-output transfer function $\hat{v}(s)/\hat{i}_c(s)$ contains one less pole than $\hat{v}(s)/\hat{d}(s)$. Actually, the pole is moved to a high frequency, near the converter switching frequency. Nonetheless, simple robust wide-bandwidth output voltage control can usually be obtained, without the use of compensator lead networks. It is true that the current-programmed controller requires a circuit for measurement of the switch current $i_s(t)$; however, in practice such a circuit is also required in duty ratio controlled systems, for protection of the transistor against excessive currents during transients and fault conditions. Current-programmed control makes use of the available current sensor information during normal operation of the converter, to obtain simpler system dynamics. Transistor failures due to excessive switch current can then be prevented simply by limiting the maximum value of the control signal $i_c(t)$. This ensures that the transistor will turn off whenever the switch current becomes too large, on a cycle-by-cycle basis.

An added benefit of current programming is the reduction or elimination of transformer saturation problems in full-bridge or push-pull isolated converters. In these converters, small




Fig. 18.2 Switch current $i_s(t)$ and control input $i_c(t)$ waveforms, for the current-programmed system of Fig. 18.1

voltage imbalances induce a dc bias in the transformer magnetizing current; if sufficiently large, this dc bias can saturate the transformer. The dc current bias increases or decreases the transistor switch currents. In response, the current programmed controller alters the transistor duty cycles, such that transformer volt-second balance tends to be maintained. Current-programmed full-bridge isolated buck converters should be operated without a capacitor in series with the transformer primary winding; this capacitor tends to destabilize the system. For the same reason, current-programmed control of half-bridge isolated buck converters is generally avoided. Commercial integrated circuits that implement current-programmed control are widely available, and operation of converters in the current-programmed mode is quite popular.

A disadvantage of current-programmed control is its susceptibility to noise in the $i_s(t)$ or $i_c(t)$ signals. This noise can prematurely reset the latch, disrupting operation of the controller. To remove the turn-on current spike caused by the diode stored charge, a small amount of filtering of the sensed switch current waveform is usually applied. Furthermore, CPM controllers often include a short blanking interval at the beginning of a switching cycle. During the blanking interval, resetting of the latch is disabled, which prevents spurious transistor turn off. It should be noted, however, that the blanking interval imposes a lower limit on the attainable duty cycle.

This chapter is devoted to analysis, modeling and design of converters operating in current-programmed mode. In Sect. 18.1, the system small-signal transfer functions are derived using a simple first-order model. The averaged terminal waveforms of the switch network can be described by a simple current source, in conjunction with a power source element. Perturbation and linearization steps lead to a simple small-signal model.

In Sect. 18.2, stability of the current-programmed controller and its inner switch-current-sensing loop is examined. It is found that this controller is unstable whenever converter steady-state duty cycle D is greater than 0.5. The current programmed controller can be stabilized by addition of an artificial ramp signal to the sensed switch current waveform. Furthermore, addition of the artificial ramp, also known as *slope compensation*, improves noise immunity of the controller.

Although the first-order model of Sect. 18.1 yields a great deal of insight into the control-to-output transfer function and converter output impedance, it does not accurately predict the line-to-output transfer function $G_{vg}(s)$ of current-programmed buck converters. Furthermore, the simple model does not take into account the effects of the inductor current ripple or the artificial ramp. Hence, a more accurate averaged model is developed in Sect. 18.3, and CPM transfer functions are derived in Sect. 18.4. Based on the more accurate averaged model, simulation of current-programmed converters is addressed in Sect. 18.5. Design of the voltage feedback

loop is discussed in Sect. 18.6. High-frequency responses of current-programmed converters in continuous conduction mode are further examined in Sect. 18.7 using sampled-data modeling techniques. Finally, Sect. 18.8 extends the modeling of current-programmed converters to the discontinuous conduction mode.

Another approach to current programming, known as *average current mode* (ACM) control, consists of constructing a feedback loop for regulation of an average converter current. This approach is discussed in Sect. 18.9. An advantage of average current-mode control is that it enables direct control over the converter input or output current, which is required in some applications, including battery chargers, drivers for light emitting diodes, as well as ac grid-tied rectifiers and inverters. Furthermore, ACM controllers have improved noise immunity, and do not necessarily require slope compensation for stable operation over wide range of duty cycles.

18.1 A Simple First-Order Model

Once the current-programmed controller has been constructed, it is desired to design a feedback loop for regulation of the output voltage. As usual, this voltage feedback loop must be designed to meet specifications regarding line disturbance rejection, transient response, output impedance, etc. A block diagram of a typical system is illustrated in Fig. 18.3, containing an inner current-programmed controller, with an outer voltage feedback loop.

To design the outer voltage feedback loop, an ac equivalent circuit model of the switching converter operating in the current-programmed mode is needed. In Chap. 7, averaging was employed to develop small-signal ac equivalent circuit models for converters operating with duty ratio control. These models predict the circuit behavior in terms of variations \hat{d} in the duty cycle. If we could find the relationship between the control signal $i_c(t)$ and the duty cycle $d(t)$ for the current-programmed controller, then we could adapt the models of Chap. 7, to apply to the




Fig. 18.3 Block diagram of a converter system incorporating current-programmed control

current-programmed mode as well. In general, the duty cycle depends not only on $i_c(t)$, but also on the converter voltages and currents; hence, the current-programmed controller incorporates multiple effective feedback loops as indicated in Fig. 18.3.

In this section, the averaging approach is extended, as described above, to treat current-programmed converters. A simple first-order approximation is employed, in which it is assumed that the current programmed controller operates ideally, and hence causes the average inductor current $\langle i_L(t) \rangle_{T_s}$ to be identical to the control $i_c(t)$. This approximation is justified whenever the inductor current ripple and artificial ramp (discussed in Sect. 18.2) have negligible magnitudes. The inductor current then is no longer an independent state of the system, and no longer contributes a pole to the converter small-signal transfer functions.

This first-order model is derived in Sect. 18.1.1, using a simple algebraic approach. In Sect. 18.1.2, a simple physical interpretation is obtained via the averaged switch modeling technique. A more accurate, but more complicated, model is described in Sect. 18.3.

18.1.1 Simple Model via Algebraic Approach: Buck–Boost Example

The power stage of a simple buck–boost converter operating in the continuous conduction mode is illustrated in Fig. 18.4a, and its inductor current waveform is given in Fig. 18.4b. The small-signal averaged equations for this converter, under duty-cycle control, were derived in Sect. 7.2. The result, Eq. (7.44), is reproduced below:




Fig. 18.4 Buck–boost converter example: (a) power stage, (b) inductor current waveform

$$\begin{aligned} L \frac{d\hat{i}_L(t)}{dt} &= D\hat{v}_g(t) + D'\hat{v}(t) + (V_g - V)\hat{d}(t) \\ C \frac{d\hat{v}(t)}{dt} &= -D'\hat{i}_L - \frac{\hat{v}(t)}{R} + I_L\hat{d}(t) \\ \hat{i}_g(t) &= D\hat{i}_L + I_L\hat{d}(t) \end{aligned} \quad (18.1)$$

The Laplace transforms of these equations, with initial conditions set to zero, are

$$\begin{aligned} sL\hat{i}_L(s) &= D\hat{v}_g(s) + D'\hat{v}(s) + (V_g - V)\hat{d}(s) \\ sC\hat{v}(s) &= -D'\hat{i}_L(s) - \frac{\hat{v}(s)}{R} + I_L\hat{d}(s) \\ \hat{i}_g(s) &= D\hat{i}_L(s) + I_L\hat{d}(s) \end{aligned} \quad (18.2)$$

We now make the assumption that the inductor current $\hat{i}_L(s)$ is identical to the programmed control current $\hat{i}_c(s)$. This is valid to the extent that the controller is stable, and that the magnitudes of the inductor current ripple and artificial ramp waveform are sufficiently small:

$$\hat{i}_L(s) \approx \hat{i}_c(s) \quad (18.3)$$

This approximation, in conjunction with the inductor current equation of (18.2), can now be used to find the relationship between the control current $\hat{i}_c(s)$ and the duty cycle $\hat{d}(s)$, as follows:

$$sL\hat{i}_c(s) \approx D\hat{v}_g(s) + D'\hat{v}(s) + (V_g - V)\hat{d}(s) \quad (18.4)$$

Solution for $\hat{d}(s)$ yields

$$\hat{d}(s) = \frac{sL\hat{i}_c(s) - D\hat{v}_g(s) - D'\hat{v}(s)}{(V_g - V)} \quad (18.5)$$

This small-signal expression describes how the current-programmed controller varies the duty cycle, in response to a given control input variation $\hat{i}_c(s)$. It can be seen that $\hat{d}(s)$ depends not only on $\hat{i}_c(s)$, but also on the converter output voltage and input voltage variations. Equation (18.5) can now be substituted into the second and third lines of Eq. (18.2), thereby eliminating $\hat{d}(s)$. One obtains

$$\begin{aligned} sC\hat{v}(s) &= -D'\hat{i}_c(s) - \frac{\hat{v}(s)}{R} + I_L \frac{sL\hat{i}_c(s) - D\hat{v}_g(s) - D'\hat{v}(s)}{(V_g - V)} \\ \hat{i}_g(s) &= D\hat{i}_c(s) + I_L \frac{sL\hat{i}_c(s) - D\hat{v}_g(s) - D'\hat{v}(s)}{(V_g - V)} \end{aligned} \quad (18.6)$$

These equations can be simplified by collecting terms, and by use of the steady-state relationships

$$\begin{aligned} V &= -\frac{D}{D'}V_g \\ I_L &= -\frac{V}{D'R} = \frac{D}{D'^2R}V_g \end{aligned} \quad (18.7)$$




Fig. 18.5 Construction of CPM CCM buck-boost converter equivalent circuit: (a) input port model, corresponding to Eq. (18.9); (b) output port model, corresponding to Eq. (18.8)

Equation (18.6) then becomes

$$sC\hat{v}(s) = \left(\frac{sLD}{D'R} - D'\right)\hat{i}_c(s) - \left(\frac{D}{R} + \frac{1}{R}\right)\hat{v}(s) - \left(\frac{D^2}{D'R}\right)\hat{v}_g(s) \quad (18.8)$$

$$\hat{i}_g(s) = \left(\frac{sLD}{D'R} + D\right)\hat{i}_c(s) - \left(\frac{D}{R}\right)\hat{v}(s) - \left(\frac{D^2}{D'R}\right)\hat{v}_g(s) \quad (18.9)$$

These are the basic ac small-signal equations for the simplified first-order model of the current-programmed buck-boost converter. These equations can now be used to construct small-signal ac circuit models that represent the behavior of the converter input and output ports. In Eq. (18.8), the quantity $sC\hat{v}(s)$ is the output capacitor current. The $\hat{i}_c(s)$ term is represented in Fig. 18.5b by an independent current source, while the $\hat{v}_g(s)$ term is represented by a dependent current source. $\hat{v}(s)/R$ is the current through the load resistor, and $\hat{v}(s)D/R$ is the current through an effective ac resistor of value R/D .

Equation (18.9) describes the current $\hat{i}_g(s)$ drawn by the converter input port, out of the source $\hat{v}_g(s)$. The $\hat{i}_c(s)$ term is again represented in Fig. 18.5a by an independent current source, and the $\hat{v}(s)$ term is represented by a dependent current source. The quantity $-\hat{v}_g(s)D^2/D'R$ is modeled by an effective ac resistor having the negative value $-D'R/D^2$.

Figures 18.5a,b can now be combined into the small-signal two-port model of Fig. 18.6. The current-programmed buck and boost converters can also be modeled by a two-port equivalent circuit, of the same form. Table 18.1 lists the model parameters for the basic buck, boost, and buck-boost converters.




Fig. 18.6 Two-port small-signal equivalent circuit used to model the current-programmed CCM buck, boost, and buck-boost converters

Table 18.1 Current-programmed mode small-signal equivalent circuit parameters, simple model

| Converter | g_1 | f_1 | r_1 | g_2 | f_2 | r_2 |
|------------|----------------|------------------------------------|--------------------|--------------------|---|---------------|
| Buck | $\frac{D}{R}$ | $D\left(1 + \frac{sL}{R}\right)$ | $-\frac{R}{D^2}$ | 0 | 1 | ∞ |
| Boost | 0 | 1 | ∞ | $\frac{1}{D'R}$ | $D'\left(1 - \frac{sL}{D'^2R}\right)$ | R |
| Buck-boost | $-\frac{D}{R}$ | $D\left(1 + \frac{sL}{D'R}\right)$ | $-\frac{D'R}{D^2}$ | $-\frac{D^2}{D'R}$ | $-D'\left(1 - \frac{sDL}{D'^2R}\right)$ | $\frac{R}{D}$ |

The two-port equivalent circuit can now be solved, to find the converter transfer functions and output impedance. The control-to-output transfer function is found by setting \hat{v}_g to zero. Solution for the output voltage then leads to the transfer function $G_{vc}(s)$:

$$G_{vc}(s) = \left. \frac{\hat{v}(s)}{\hat{i}_c(s)} \right|_{\hat{v}_g=0} = f_2 \left(r_2 \| R \| \frac{1}{sC} \right) \quad (18.10)$$

Substitution of the model parameters for the buck-boost converter yields

$$G_{vc}(s) = -R \frac{D'}{1+D} \frac{\left(1 - s \frac{DL}{D'^2R}\right)}{\left(1 + s \frac{RC}{1+D}\right)} \quad (18.11)$$

It can be seen that this transfer function contains only one pole; the pole due to the inductor has been lost. The dc gain is now directly dependent on the load resistance R . In addition, the transfer function contains a right half-plane zero whose corner frequency is unchanged from the duty-cycle-controlled case. In general, introduction of current programming alters the transfer function poles and dc gain, but not the zeroes.

The line-to-output transfer function $G_{vg}(s)$ is found by setting the control input \hat{i}_c to zero, and then solving for the output voltage. The result is

$$G_{vg}(s) = \left. \frac{\hat{v}(s)}{\hat{v}_g(s)} \right|_{\hat{i}_c=0} = g_2 \left(r_2 \| R \| \frac{1}{sC} \right) \quad (18.12)$$

Substitution of the parameters for the buck-boost converter leads to

$$G_{vg}(s) = -\frac{D^2}{1-D^2} \frac{1}{\left(1+s\frac{RC}{1+D}\right)} \quad (18.13)$$

Again, the inductor pole is lost. The output impedance is

$$Z_{out}(s) = r_2 \| R \| \frac{1}{sC} \quad (18.14)$$

For the buck-boost converter, one obtains

$$Z_{out}(s) = \frac{R}{1+D} \frac{1}{\left(1+s\frac{RC}{1+D}\right)} \quad (18.15)$$

18.1.2 Averaged Switch Modeling

Additional physical insight into the properties of current programmed converters can be obtained by use of the averaged switch modeling approach developed in Sect. 14.1. Consider the buck converter of Fig. 18.7. We can define the terminal voltages and currents of the switch network as shown. When the buck converter operates in the continuous conduction mode, the switch network average terminal waveforms are related as follows:

$$\begin{aligned} \langle v_2(t) \rangle_{T_s} &= d(t) \langle v_1(t) \rangle_{T_s} \\ \langle i_1(t) \rangle_{T_s} &= d(t) \langle i_2(t) \rangle_{T_s} \end{aligned} \quad (18.16)$$

We again invoke the approximation in which the inductor current exactly follows the control current. In terms of the switch network terminal current i_2 , we can therefore write

$$\langle i_2(t) \rangle_{T_s} \approx \langle i_c(t) \rangle_{T_s} \quad (18.17)$$

The duty cycle $d(t)$ can now be eliminated from Eq. (18.16), as follows:

$$\langle i_1(t) \rangle_{T_s} = d(t) \langle i_c(t) \rangle_{T_s} = \frac{\langle v_2(t) \rangle_{T_s}}{\langle v_1(t) \rangle_{T_s}} \langle i_c(t) \rangle_{T_s} \quad (18.18)$$




Fig. 18.7 Averaged switch modeling of a current-programmed converter: CCM buck example




Fig. 18.8 Averaged switch model of CPM buck converter

This equation can be written in the alternative form

$$\langle i_1(t) \rangle_{T_s} \langle v_1(t) \rangle_{T_s} = \langle i_c(t) \rangle_{T_s} \langle v_2(t) \rangle_{T_s} = \langle p(t) \rangle_{T_s} \quad (18.19)$$

Equations (18.17) and (18.19) are the desired result, which describes the average terminal relations of the CCM current-programmed buck switch network. Equation (18.17) states that the average terminal current $\langle i_2(t) \rangle_{T_s}$ is equal to the control current $\langle i_c(t) \rangle_{T_s}$. Equation (18.19) states that the input port of the switch network consumes average power $\langle p(t) \rangle_{T_s}$ equal to the average power flowing out of the switch output port. The averaged equivalent circuit of Fig. 18.8 is obtained.

Figure 18.8 describes the behavior of the current programmed buck converter switch network, in a simple and straightforward manner. The switch network output port behaves as a current source of value $\langle i_c(t) \rangle_{T_s}$. The input port follows a power sink characteristic, drawing power from the source v_g equal to the power supplied by the i_c current source. Properties of the power source and power sink elements are described in Chaps. 15 and 21.

Similar arguments lead to the averaged switch models of the current programmed boost and buck-boost converters, illustrated in Fig. 18.9. In both cases, the switch network averaged terminal waveforms can be represented by a current source of value $\langle i_c(t) \rangle_{T_s}$, in conjunction with a dependent power source or power sink.

A small-signal ac model of the current-programmed buck converter can now be constructed by perturbation and linearization of the switch network averaged terminal waveforms. Let

$$\begin{aligned} \langle v_1(t) \rangle_{T_s} &= V_1 + \hat{v}_1(t) \\ \langle i_1(t) \rangle_{T_s} &= I_1 + \hat{i}_1(t) \\ \langle v_2(t) \rangle_{T_s} &= V_2 + \hat{v}_2(t) \\ \langle i_2(t) \rangle_{T_s} &= I_2 + \hat{i}_2(t) \\ \langle i_c(t) \rangle_{T_s} &= I_c + \hat{i}_c(t) \end{aligned} \quad (18.20)$$

Perturbation and linearization of the $\langle i_c(t) \rangle_{T_s}$ current source of Fig. 18.8 simply leads to a current source of value $\hat{i}_c(t)$. Perturbation of the power source characteristic, Eq. (18.19), leads to

$$(V_1 + \hat{v}_1(t))(I_1 + \hat{i}_1(t)) = (I_c + \hat{i}_c(t))(V_2 + \hat{v}_2(t)) \quad (18.21)$$

Upon equating the dc terms on both sides of this equation, we obtain

$$V_1 I_1 = I_c V_2 \Rightarrow I_1 = D I_c \quad (18.22)$$




Fig. 18.9 Averaged models of CPM boost (a) and CPM buck-boost (b) converters, derived via averaged switch modeling

The linear small-signal ac terms of Eq. (18.21) are

$$\hat{v}_1(t)I_1 + V_1\hat{i}_1(t) = \hat{i}_c(t)V_2 + I_c\hat{v}_2(t) \quad (18.23)$$

Solution for the small-signal switch network input current $\hat{i}_1(t)$ yields

$$\hat{i}_1(t) = \hat{i}_c(t)\frac{V_2}{V_1} + \hat{v}_2(t)\frac{I_c}{V_1} - \hat{v}_1(t)\frac{I_1}{V_1} \quad (18.24)$$

The small-signal ac model of Fig. 18.10 can now be constructed. The switch network output port is again a current source, of value $\hat{i}_c(t)$. The switch network input port model is obtained by linearization of the power sink characteristic, as given by Eq. (18.24). The input port current $\hat{i}_1(t)$ is composed of three terms. The $\hat{i}_c(t)$ term is modeled by an independent current source, the $\hat{v}_2(t)$ term is modeled by a dependent current source, and the $\hat{v}_1(t)$ term is modeled by an effective ac resistor having the negative value $-V_1/I_1$. As illustrated in Fig. 18.11, this incremental resistance is determined by the slope of the power sink input port characteristic, evaluated at the quiescent operating point. The power sink leads to a negative incremental resistance because an increase in $\langle v_1(t) \rangle_{T_s}$ causes a decrease in $\langle i_1(t) \rangle_{T_s}$, such that constant $\langle p(t) \rangle_{T_s}$ is maintained.

The equivalent circuit of Fig. 18.10 can now be simplified by use of the dc relations $V_2 = DV_1$, $I_2 = V_2/R$, $I_1 = DI_2$, $I_2 = I_c$. Equation (18.24) then becomes




Fig. 18.10 Small-signal model of the CCM CPM buck converter, derived by perturbation and linearization of the switch network of Fig. 18.8




Fig. 18.11 Origin of the input port negative incremental resistance r_1 : the slope of the power sink characteristic, evaluated at the quiescent operating point

$$\hat{i}_1(t) = D\hat{i}_c(t) + \frac{D}{R}\hat{v}_2(t) - \frac{D^2}{R}\hat{v}_1(t) \quad (18.25)$$

Finally, we can eliminate the quantities \hat{v}_1 and \hat{v}_2 in favor of the converter terminal voltages \hat{v}_g and \hat{v}_2 as follows. The quantity \hat{v}_1 is simply equal to \hat{v}_g . The quantity \hat{v}_2 is equal to the output voltage \hat{v} plus the voltage across the inductor, $sL\hat{i}_c(s)$. Hence,

$$\hat{v}_2(s) = \hat{v}(s) + sL\hat{i}_c(s) \quad (18.26)$$

With these substitutions, Eq. (18.25) becomes

$$\hat{i}_1(s) = D\left(1 + s\frac{L}{R}\right)\hat{i}_c(s) + \frac{D}{R}\hat{v}(s) - \frac{D^2}{R}\hat{v}_g(s) \quad (18.27)$$

The equivalent circuit of Fig. 18.12 is now obtained. It can be verified that this equivalent circuit coincides with the model of Fig. 18.6 and the buck converter parameters of Table 18.1.

The approximate small-signal properties of the current-programmed buck converter can now be explained. Since the inductor is in series with the current source \hat{i}_c , the inductor does not contribute to the control-to-output transfer function. The control-to-output transfer function is determined simply by the relation




Fig. 18.12 Simplification of the CPM buck converter model of Fig. 18.10, with dependent power source expressed in terms of the output voltage variations

$$G_{vc}(s) = \left. \frac{\hat{v}(s)}{\hat{i}_c(s)} \right|_{\hat{v}_g=0} = \left(R \parallel \frac{1}{sC} \right) \quad (18.28)$$

So current programming transforms the output characteristic of the buck converter into a current source. The power sink input characteristic of the current-programmed buck converter leads to a negative incremental input resistance, as described above. Finally, Fig. 18.12 predicts that the buck converter line-to-output transfer function is zero:

$$G_{vg}(s) = \left. \frac{\hat{v}(s)}{\hat{v}_g(s)} \right|_{\hat{i}_c=0} = 0 \quad (18.29)$$

Disturbances in v_g do not influence the output voltage, since the inductor current depends only on i_c . The current-programmed controller adjusts the duty cycle as necessary to maintain constant inductor current, regardless of variations in v_g . The more accurate models of Sect. 18.3 predict that $G_{vg}(s)$ is not zero, but is nonetheless small in magnitude.

Similar arguments lead to the boost converter small-signal equivalent circuit of Fig. 18.13. Derivation of this equivalent circuit is left as a homework problem. In the case of the boost converter, the switch network input port behaves as a current source, of value i_c , while the output port is a dependent power source, equal to the power apparently consumed by the current source i_c . In the small-signal model, the current source \hat{i}_c appears in series with the inductor L , and hence the converter transfer functions cannot contain poles arising from the inductor. The switch network power source output characteristic leads to an ac resistance of value $r_2 = R$. The line-to-output transfer function $G_{vg}(s)$ is nonzero in the boost converter, since the magnitude of




Fig. 18.13 Small-signal model of the CCM CPM boost converter, derived via averaged switch modeling and the approximation $i_L \approx i_c$

the power source depends directly on the value of v_g . The control-to-output transfer function $G_{vc}(s)$ contains a right half-plane zero, identical to the right half-plane zero of the duty-cycle-controlled boost converter.

18.2 Oscillation for $D > 0.5$

The current-programmed controller of Fig. 18.1 is unstable whenever the steady-state duty cycle is greater than 0.5. To avoid this stability problem, the controller is usually modified by addition of an artificial ramp to the sensed switch current waveform. In this section, the stability of the current programmed controller is analyzed. The effects of the addition of the artificial ramp are explained, using a simple first-order discrete-time analysis. Effects of the artificial ramp on controller noise susceptibility are also discussed.

Figure 18.14 illustrates a generic inductor current waveform of a switching converter operating in the continuous conduction mode. The inductor current changes with a slope m_1 during the first subinterval, and a slope $-m_2$ during the second subinterval. For the basic nonisolated converters, the slopes m_1 and $-m_2$ are given by

Buck converter

$$m_1 = \frac{v_g - v}{L} - m_2 = -\frac{v}{L}$$

Boost converter

$$m_1 = \frac{v_g}{L} - m_2 = \frac{v_g - v}{L} \quad (18.30)$$

Buck-boost converter

$$m_1 = \frac{v_g}{L} - m_2 = \frac{v}{L}$$

With knowledge of the slopes m_1 and $-m_2$, we can determine the general relationships between $i_L(0)$, i_c , $i_L(T_s)$, and dT_s .

During the first subinterval, the inductor current $i_L(t)$ increases with slope m_1 , until $i_L(t)$ reaches the control signal i_c . Hence,

$$i_L(dT_s) = i_c = i_L(0) + m_1 dT_s \quad (18.31)$$




Fig. 18.14 Inductor current waveform of a current-programmed converter operating in the continuous conduction mode

Solution for the duty cycle d leads to

$$d = \frac{i_c - i_L(0)}{m_1 T_s} \quad (18.32)$$

In a similar manner, for the second subinterval we can write

$$\begin{aligned} i_L(T_s) &= i_L(dT_s) - m_2 d' T_s \\ &= i_L(0) + m_1 d T_s - m_2 d' T_s \end{aligned} \quad (18.33)$$

In steady-state, $i_L(0) = i_L(T_s)$, $d = D$, $m_1 = M_1$, and $m_2 = M_2$. Insertion of these relationships into Eq. (18.33) yields

$$0 = M_1 D T_s - M_2 D' T_s \quad (18.34)$$

Or,

$$\frac{M_2}{M_1} = \frac{D}{D'} \quad (18.35)$$

Steady-state Eq. (18.35) coincides with the requirement for steady-state volt-second balance on the inductor.

Consider now a small perturbation in $i_L(0)$:

$$i_L(0) = I_{L0} + \hat{i}_L(0) \quad (18.36)$$

I_{L0} is a steady-state value of $i_L(0)$, which satisfies Eqs. (18.33) and (18.34), while $\hat{i}_L(0)$ is a small perturbation such that

$$|\hat{i}_L(0)| \ll |I_{L0}| \quad (18.37)$$

It is desired to assess the stability of the current-programmed controller, by determining whether this small perturbation eventually decays to zero. To do so, let us solve for the perturbation after n switching periods, $\hat{i}_L(nT_s)$, and determine whether $\hat{i}_L(nT_s)$ tends to zero for large n .




Fig. 18.15 Effect of initial perturbation $\hat{i}_L(0)$ on inductor current waveform

The steady-state and perturbed inductor current waveforms are illustrated in Fig. 18.15. For clarity, the size of the inductor current perturbation $\hat{i}_L(0)$ is exaggerated. It is assumed that the converter operates near steady-state, such that the slopes m_1 and m_2 are essentially unchanged. Figure 18.15 is drawn for a positive $\hat{i}_L(0)$; the quantity \hat{dT}_s is then negative. Since the slopes of




Fig. 18.16 Expanded view of the steady-state and perturbed inductor current waveforms, near the peak of $i_L(t)$

the steady-state and perturbed waveforms are essentially equal over the interval $0 < t < (D + \hat{d})T_s$, the difference between the waveforms is equal to $\hat{i}_L(0)$ for this entire interval. Likewise, the difference between the two waveforms is a constant $\hat{i}_L(T_s)$ over the interval $DT_s < t < T_s$, since both waveforms then have the slope $-m_2$. Note that $\hat{i}_L(T_s)$ is a negative quantity, as sketched in Fig. 18.15. Hence, we can solve for $\hat{i}_L(T_s)$ in terms of $\hat{i}_L(0)$, by considering only the interval $(D + \hat{d})T_s < t < DT_s$ as illustrated in Fig. 18.16.

From Fig. 18.16, we can use the steady-state waveform to express $\hat{i}_L(0)$ as the slope m_1 , multiplied by the interval length $-\hat{d}T_s$. Hence,

$$\hat{i}_L(0) = -m_1\hat{d}T_s \quad (18.38)$$

Likewise, we can use the perturbed waveform to express $\hat{i}_L(T_s)$ as the slope $-m_2$, multiplied by the interval length $-\hat{d}T_s$:

$$\hat{i}_L(T_s) = m_2\hat{d}T_s \quad (18.39)$$

Elimination of the intermediate variable \hat{d} from Eqs. (18.38) and (18.39) leads to

$$\hat{i}_L(T_s) = \hat{i}_L(0) \left(-\frac{m_2}{m_1} \right) \quad (18.40)$$

If the converter operating point is sufficiently close to the quiescent operating point, then m_2/m_1 is given approximately by Eq. (18.35). Equation (18.40) then becomes

$$\hat{i}_L(T_s) = \hat{i}_L(0) \left(-\frac{D}{D'} \right) \quad (18.41)$$

A similar analysis can be performed during the next switching period, to show that

$$\hat{i}_L(2T_s) = \hat{i}_L(T_s) \left(-\frac{D}{D'} \right) = \hat{i}_L(0) \left(-\frac{D}{D'} \right)^2 \quad (18.42)$$

After n switching periods, the perturbation becomes

$$\hat{i}_L(nT_s) = \hat{i}_L((n-1)T_s) \left(-\frac{D}{D'} \right) = \hat{i}_L(0) \left(-\frac{D}{D'} \right)^n \quad (18.43)$$

Note that, as n tends to infinity, the perturbation $\hat{i}_L(nT_s)$ tends to zero provided that the characteristic value $-D/D'$ has magnitude less than one. Conversely, the perturbation $\hat{i}_L(nT_s)$ becomes large in magnitude when the characteristic value $\alpha = -D/D'$ has magnitude greater than one:

$$|\hat{i}_L(nT_s)| \rightarrow \begin{cases} 0 & \text{when } -\frac{D}{D'} < 1 \\ \infty & \text{when } -\frac{D}{D'} > 1 \end{cases} \quad (18.44)$$

Therefore, for stable operation of the current-programmed controller, we need $|\alpha| = D/D' < 1$, or

$$D < 0.5 \quad (18.45)$$

As an example, consider the operation of the boost converter with the steady-state terminal voltages $V_g = 20$ V, $V = 50$ V. Since $V/V_g = 1/D'$, the boost converter should operate with $D = 0.6$. We therefore expect the current-programmed controller to be unstable. The characteristic value will be

$$\alpha = -\frac{D}{D'} = \left(-\frac{0.6}{0.4}\right) = -1.5 \quad (18.46)$$

As given by Eq. (18.43), a perturbation in the inductor current will increase by a factor of -1.5 over every switching period. As illustrated in Fig. 18.17, the perturbation grows to $-1.5\hat{i}_L(0)$ after one switching period, to $+2.25\hat{i}_L(0)$ after two switching periods, and to $-3.375\hat{i}_L(0)$ after three switching periods. For the particular initial conditions illustrated in Fig. 18.17, this growing oscillation saturates the Current-programmed controller after three switching periods. The transistor remains on for the entire duration of the fourth switching period. The inductor current and controller waveforms may eventually become oscillatory and periodic in nature, with period equal to an integral number of switching periods. Alternatively, the waveforms may become chaotic. In either event, the controller does not operate as intended.

Figure 18.18 illustrates the inductor current waveforms when the output voltage is decreased to $V = 30$ V. The boost converter then operates with $D = 1/3$, and the characteristic value becomes

$$\alpha = -\frac{D}{D'} = \left(-\frac{1/3}{2/3}\right) = -0.5 \quad (18.47)$$

Perturbations now decrease in magnitude by a factor of 0.5 over each switching period. A disturbance in the inductor current becomes small in magnitude after a few switching periods.

The instability for $D > 0.5$ is a well-known problem of current programmed control, and is not dependent on the converter topology. The controller can be rendered stable for all duty cycles by addition of an artificial ramp to the sensed switch current waveform, as illustrated




Fig. 18.17 Unstable oscillation for $D = 0.6$




Fig. 18.18 A stable transient with $D = \frac{1}{3}$

in Fig. 18.19. This artificial ramp has the qualitative effect of reducing the gain of the inner switch-current-sensing discrete feedback loop. The artificial ramp has slope m_a as shown. The controller now switches the transistor off when

$$i_a(dT_s) + i_L(dT_s) = i_c \quad (18.48)$$

where $i_a(t)$ is the artificial ramp waveform. Therefore, the transistor is switched off when the inductor current $i_L(t)$ is given by

$$i_L(dT_s) = i_c - i_a(dT_s) \quad (18.49)$$

Figure 18.20 illustrates the analog comparison of the inductor current waveform $i_L(t)$ with the quantity $[i_c - i_a(t)]$.

We can again determine the stability of the current-programmed controller by analyzing the change in a perturbation of the inductor current waveform over a complete switching period. Figure 18.21 illustrates steady-state and perturbed inductor current waveforms, in the presence of the artificial ramp. Again, the magnitude of the perturbation $\hat{i}_L(0)$ is exaggerated. The perturbed waveform is sketched for a positive value of $\hat{i}_L(0)$; this causes \hat{d} , and usually also $\hat{i}_L(T_s)$, to be negative. If the perturbed waveforms are sufficiently close to the quiescent operating point, then the slopes m_1 and m_2 are essentially unchanged, and the relationship between $\hat{i}_L(0)$ and $\hat{i}_L(T_s)$ can be determined solely by consideration of the interval $(D + \hat{d})T_s < t < DT_s$. The perturbations $\hat{i}_L(0)$ and $\hat{i}_L(T_s)$ are expressed in terms of the slopes m_1 , m_2 , and m_a , and the interval length $-\hat{d}T_s$, as follows:

$$\hat{i}_L(0) = -\hat{d}T_s(m_1 + m_a) \quad (18.50)$$

$$\hat{i}_L(T_s) = -\hat{d}T_s(m_a - m_2) \quad (18.51)$$

Elimination of \hat{d} yields

$$\hat{i}_L(T_s) = \hat{i}_L(0) \left(-\frac{m_2 - m_a}{m_1 + m_a} \right) \quad (18.52)$$

A similar analysis can be applied to the n^{th} switching period, leading to

$$\hat{i}_L(nT_s) = \hat{i}_L((n-1)T_s) \left(-\frac{m_2 - m_a}{m_1 + m_a} \right) = \hat{i}_L(0) \left(-\frac{m_2 - m_a}{m_1 + m_a} \right)^n = \hat{i}_L(0)\alpha^n \quad (18.53)$$





Fig. 18.19 Stabilization of the current-programmed controller by addition of an artificial ramp to the measured switch current waveform: (a) block diagram, (b) artificial ramp waveform




Fig. 18.20 Addition of artificial ramp: the transistor is now switched off when $i_L(t) = i_c - i_a(t)$




Fig. 18.21 Steady-state and perturbed inductor current waveforms, in the presence of an artificial ramp

The evolution of inductor current perturbations is now determined by the characteristic value

$$\alpha = -\frac{m_2 - m_a}{m_1 + m_a} \quad (18.54)$$

For large n , the perturbation magnitude tends to

$$|\hat{i}_L(nT_s)| \rightarrow \begin{cases} 0 & \text{when } |\alpha| < 1 \\ \infty & \text{when } |\alpha| > 1 \end{cases} \quad (18.55)$$

Therefore, for stability of the current-programmed controller, we need to choose the slope of the artificial ramp m_a such that the characteristic value α has magnitude less than one. The artificial ramp gives us an additional degree of freedom, which we can use to stabilize the system for duty cycles greater than 0.5. Note that increasing the value of m_a causes the numerator of Eq. (18.54) to decrease, while the denominator increases. Therefore, the characteristic value α attains magnitude less than one for sufficiently large m_a .

In the conventional voltage regulator application, the output voltage $v(t)$ is well regulated by the converter control system, while the input voltage $v_g(t)$ is unknown. Equation (18.30) then predicts that the value of the slope m_2 is constant and known with a high degree of accuracy, for the buck and buck-boost converters. Therefore, let us use Eq. (18.35) to eliminate the slope m_1 from Eq. (18.54), and thereby express the characteristic value α as a function of the known slope m_2 and the steady-state duty cycle D :

$$\alpha = -\frac{1 - \frac{m_a}{m_2}}{\frac{D'}{D} + \frac{m_a}{m_2}} \quad (18.56)$$

One common choice of artificial ramp slope is

$$m_a = \frac{1}{2}m_2 \quad (18.57)$$

It can be verified, by substitution of Eq. (18.57) into (18.56), that this choice leads to $\alpha = -1$ at $D = 1$, and to $|\alpha| < 1$ for $0 \leq D < 1$. This is the minimum value of m_a that leads to stability for all duty cycles. We will see in Sect. 18.3 that this choice of m_a has the added benefit of causing the ideal line-to-output transfer function $G_{vg}(s)$ of the buck converter to become zero.




Fig. 18.22 When noise perturbs a controller signal such as i_c , the duty cycle is perturbed: (a) with no artificial ramp and small inductor current ripple, the perturbation \hat{d} is large; (b) an artificial ramp reduces the controller gain, thereby reducing the perturbation \hat{d}

Another common choice of m_a is

$$m_a = m_2 \quad (18.58)$$

This causes the characteristic value α to become zero for all D . As a result, $\hat{i}_L(T_s)$ is zero for any $\hat{i}_L(0)$ that does not saturate the controller. The system removes any error after one switching period T_s . This behavior is known as *deadbeat control*, or *finite settling time*.

It should be noted that the above stability analysis employs a quasi-static approximation, in which the slopes m_1 and m_2 of the perturbed inductor current waveforms are assumed to be identical to the steady-state case. In the most general case, the stability and transient response of a complete system employing current-programmed control must be assessed using a system-wide discrete-time or sampled-data analysis. Nonetheless, in practice the above arguments are found to be sufficient for selection of the artificial ramp slope m_a .

Current-programmed controller circuits exhibit significant sensitivity to noise. The reason for this is illustrated in Fig. 18.22a, in which the control signal $i_c(t)$ is perturbed by a small amount of noise represented by \hat{i}_c . It can be seen that, when there is no artificial ramp and when the inductor current ripple is small, then a small perturbation in i_c leads to a large perturbation in the duty cycle: the controller has high gain. When noise is present in the controller circuit, then significant jitter in the duty-cycle waveforms may be observed. A solution is to reduce the gain of the controller by introduction of an artificial ramp. As illustrated in Fig. 18.22b, the

same perturbation in i_c now leads to a reduced variation in the duty cycle. When the layout and grounding of the controller circuit introduce significant noise into the duty-cycle waveform, it may be necessary to add an artificial ramp whose amplitude is substantially greater than the inductor current ripple.

18.3 A More Accurate Model

The simple models discussed in the Sect. 18.1 yield much insight into the low-frequency behavior of current-programmed converters. Unfortunately, they do not always describe everything that we need to know. For example, the simple model of the buck converter predicts that the line-to-output transfer function $G_{vg}(s)$ is zero. While it is true that this transfer function is usually small in magnitude, the transfer function is not equal to zero. To predict the effect of input voltage disturbances on the output voltage, we need to compute the actual $G_{vg}(s)$. Furthermore, the simple model does not take into account the effects of inductor current ripple or artificial ramp slope on the average value of the inductor current.

In this section, a more accurate analysis is performed, which does not rely on the approximation $\langle i_L(t) \rangle_{T_s} \approx i_c(t)$. The analytical approach of [167, 168] is combined with the controller model of [169]. A functional block diagram of the current programmed controller is constructed, which accounts for the presence of the artificial ramp and for the inductor current ripple. This block diagram is appended to the averaged converter models derived in Chap. 7, leading to a complete converter CPM model. Models for the CPM buck, boost, and buck-boost converters are listed, and the buck converter model is analyzed in detail.

18.3.1 Current Programmed Controller Model

Rather than using the approximation $\langle i_L(t) \rangle_{T_s} = \langle i_c(t) \rangle_{T_s}$, let us derive a more accurate expression relating the average inductor current $\langle i_L(t) \rangle_{T_s}$ to the control input $i_c(t)$. Application of the moving average (7.3) to $i_L(t)$,

$$\langle i_L(t) \rangle_{T_s} = \frac{1}{T_s} \int_{t-T_s/2}^{t+T_s/2} i_L(\tau) d\tau \quad (18.59)$$

is illustrated in Fig. 18.23 under transient conditions, in which $i_L(0)$ is not equal to $i_L(T_s)$. It can be seen that the peak value i_{pk} of $i_L(t)$ differs from $i_c(t)$, by the magnitude of the artificial ramp waveform at time $t = dT_s$, that is, by $m_a dT_s$. Furthermore, the peak and the average values of the inductor current waveform differ because of the inductor current ripple. As a result, a relationship between the average inductor current $\langle i_L(t) \rangle_{T_s}$ and the control input $i_c(t)$ must involve the slope m_a of the artificial ramp, the time interval dT_s , as well as the inductor current slopes m_1 and m_2 . A difficulty arises because this relationship depends on time t in (18.59), *i.e.*, on the position of the averaging window of length T_s . This is in contrast to the averaging applied in Chap. 7 to continuous conduction mode waveforms with duty cycle d being an independent control input, where we found that the same results are obtained regardless of the position of the averaging window within a switching period. In current-programmed control, however, duty cycle d is not an independent control input, but is instead determined by the value of the control input $i_c(t)$ at dT_s . Just as in the pulse-width modulator discussed in Sect. 7.3, *sampling* of the control input occurs at the modulated edge of the switch control signal, at dT_s . Indeed, as shown




Fig. 18.23 Accurate determination of the relationship between the average inductor current $\langle i_L(t) \rangle_{T_s}$ and i_c

in Fig. 18.23, it is the value of $i_c(dT_s)$ that determines the duty cycle d in the switching period shown. Hence, the proper relationship between $\langle i_L(t) \rangle_{T_s}$ and $i_c(t)$ is determined by finding the average inductor current in (18.59) at the modulator sampling time $t = dT_s$,

$$\langle i_L \rangle_{T_s} = \langle i_L(dT_s) \rangle_{T_s} = \frac{1}{T_s} \int_{(d-0.5)T_s}^{(d+0.5)T_s} i_L(\tau) d\tau \quad (18.60)$$

The averaging window in Eq. (18.60) is shown in Fig. 18.23 for the case $d < 0.5$. Averaging can be performed by splitting the averaging window into three subintervals: from $(d - 0.5)T_s$ to 0, from 0 to dT_s , and from dT_s to $(d + 0.5)T_s$. Integration can be simplified by adding the areas of the three trapezoids having mid-point heights equal to i_3 , i_1 , i_2 , respectively, and subtracting the area of the trapezoid having the mid-point height of i_4 and with the base extending from $(d + 0.5)T_s$ to T_s ,

$$i_L(dT_s) \rangle_{T_s} = (0.5 - d)i_3 + di_1 + d'i_2 - (0.5 - d)i_4 \quad (18.61)$$

$$i_L(dT_s) \rangle_{T_s} = di_1 + d'i_2 - (0.5 - d)(i_4 - i_3) \quad (18.62)$$

Equation (18.62) can be simplified by noting that the time interval between the midpoints i_4 and i_3 is T_s , while the time interval between the midpoints i_1 and i_2 is $T_s/2$. Since the slope between the midpoint values is the same, $i_4 - i_3 = 2(i_2 - i_1)$. As a result, Eq. (18.62) becomes

$$\begin{aligned} \langle i_L \rangle_{T_s} &= di_1 + d'i_2 - 2(0.5 - d)(i_2 - i_1) \\ &= d'i_1 + di_2 \end{aligned} \quad (18.63)$$

The literature includes a number of different approaches to CPM modeling, most notably [165, 169, 171, 172]; an important difference between these is in how they average the inductor current [175]. The above relationship, originally derived in [107], differs from various alternative expressions reported in literature. If, for example, the averaging window is centered at $t = T_s/2$, extending between 0 and T_s , a different relationship $\langle i_L \rangle_{T_s} = di_1 + d'i_2$ is obtained [169]. In equilibrium, $i_1 = i_2$, and this alternative expression becomes equivalent to Eq. (18.63). Similarly, predictions of low-frequency dynamics are essentially the same. However, small but

conceptually important differences are found in predictions of high-frequency dynamics. As discussed further in Sect. 18.7, Eq. (18.63), which is based on correctly positioning the averaging window, leads to a small-signal averaged ac model validated by exact sampled-data analysis. The above result is consistent with the averaging definition of Eq. (7.3).

From Fig. 18.23, it follows that the midpoint currents in Eq. (18.63) can be found as

$$i_1 = i_{pk} - \frac{m_1}{2}dT_s \quad (18.64)$$

$$i_2 = i_{pk} - \frac{m_2}{2}d'T_s \quad (18.65)$$

where

$$i_{pk} = i_c - m_a dT_s \quad (18.66)$$

Substitution of Eqs. (18.64), (18.65), and (18.66) into Eq. (18.63) yields the desired large-signal relationship between $\langle i_L \rangle_{T_s}$ and i_c :

$$\langle i_L \rangle_{T_s} = i_c - m_a dT_s - \frac{m_1 + m_2}{2} dd' T_s \quad (18.67)$$

This equation exposes how the inductor current ripple and the artificial ramp can cause the average inductor current $\langle i_L \rangle_{T_s}$ to differ from the control input i_c .

18.3.2 Small-Signal Averaged Model

A small-signal current-programmed controller model is found by perturbation and linearization of Eq. (18.67). Let

$$\begin{aligned} \langle i_L \rangle_{T_s} &= I_L + \hat{i}_L(t) \\ \langle i_c \rangle_{T_s} &= i_c = I_c + \hat{i}_c(t) \\ d(t) &= D + \hat{d}(t) \\ m_1 &= M_1 + \hat{m}_1(t) \\ m_2 &= M_2 + \hat{m}_2(t) \end{aligned} \quad (18.68)$$

Note that it is necessary to perturb the slopes m_1 and m_2 , since the inductor current slope depends on the converter voltages according to Eq. (18.30). For the basic buck, boost, and buck-boost converters, the slope variations are given by

$$\begin{aligned} &\text{Buck converter} \\ \hat{m}_1 &= \frac{\hat{v}_g - \hat{v}}{L} \quad \hat{m}_2 = \frac{\hat{v}}{L} \\ &\text{Boost converter} \\ \hat{m}_1 &= \frac{\hat{v}_g}{L} \quad \hat{m}_2 = \frac{\hat{v} - \hat{v}_g}{L} \\ &\text{Buck-boost converter} \\ \hat{m}_1 &= \frac{\hat{v}_g}{L} \quad \hat{m}_2 = -\frac{\hat{v}}{L} \end{aligned} \quad (18.69)$$

It is assumed that m_a does not vary: $m_a = M_a$. The usual steps of ac perturbation and linearization, including substitution of Eq. (18.68) into Eq. (18.67), cancellation of dc terms, and retention of the first-order ac terms, leads to:

$$\hat{i}_L(t) = \hat{i}_c(t) - \left(M_a + \frac{M_1 + M_2}{2} (1 - 2D) \right) T_s \hat{d}(t) - \frac{DD'T_s}{2} (\hat{m}_1(t) + \hat{m}_2(t)) \quad (18.70)$$

With use of the equilibrium relationship $DM_1 = D'M_2$, Eq. (18.70) can be further simplified:

$$\hat{i}_L(t) = \hat{i}_c(t) - \left(M_a + \frac{M_1 - M_2}{2} \right) T_s \hat{d}(t) - \frac{DD'T_s}{2} \hat{m}_1(t) - \frac{DD'T_s}{2} \hat{m}_2(t) \quad (18.71)$$

Finally, solution for $\hat{d}(t)$ yields

$$\hat{d}(t) = \frac{1}{\left(M_a + \frac{M_1 - M_2}{2} \right) T_s} \left[\hat{i}_c(t) - \hat{i}_L(t) - \frac{DD'T_s}{2} \hat{m}_1(t) - \frac{DD'T_s}{2} \hat{m}_2(t) \right] \quad (18.72)$$

This is the small-signal relationship that the current-programmed controller follows, to determine $\hat{d}(t)$ as a function of $\hat{i}_c(t)$, $\hat{i}_L(t)$, $\hat{m}_1(t)$, and $\hat{m}_2(t)$. Since the quantities $\hat{m}_1(t)$ and $\hat{m}_2(t)$ depend on $\hat{v}_g(t)$ and $\hat{v}(t)$, according to Eq. (18.69), we can express Eq. (18.72) in the following form:

$$\hat{d}(t) = F_m \left[\hat{i}_c(t) - \hat{i}_L(t) - F_g \hat{v}_g(t) - F_v \hat{v}(t) \right] \quad (18.73)$$

where

$$F_m = \frac{1}{\left(M_a + \frac{M_1 - M_2}{2} \right) T_s} \quad (18.74)$$

Expressions for the gains F_g and F_v , for the basic buck, boost, and buck-boost converters, are listed in Table 18.2. A functional block diagram of the current-programmed controller small-signal model, corresponding to Eq. (18.73), is constructed in Fig. 18.24.

Current-programmed converter models can now be obtained, by combining the controller block diagram of Fig. 18.24 with the averaged converter models derived in Chap. 7. Figures 18.25, 18.26, and 18.27 illustrate the CPM converter models obtained by combination of Fig. 18.24 with, respectively, the buck, boost, and buck-boost models of Fig. 7.18. The current programmed controller contains effective feedback of the inductor current $\hat{i}_L(t)$ and the output voltage $\hat{v}(t)$, as well as effective feedforward of the input voltage $\hat{v}_g(t)$.

Table 18.2 Current-programmed controller gains for basic converters

| Converter | F_g | F_v |
|------------|---------------------|----------------------|
| Buck | $\frac{DD'T_s}{2L}$ | 0 |
| Boost | 0 | $\frac{DD'T_s}{2L}$ |
| Buck-boost | $\frac{DD'T_s}{2L}$ | $-\frac{DD'T_s}{2L}$ |




Fig. 18.24 Functional block diagram of the current-programmed controller




Fig. 18.25 More accurate model of a current-programmed buck converter




Fig. 18.26 More accurate model of a current-programmed boost converter




Fig. 18.27 More accurate model of a current-programmed buck-boost converter

18.4 Current-Programmed Transfer Functions

Next, let us solve the models of Sect. 18.3, to determine more accurate expressions for the control-to-output and line-to-output transfer functions of current-programmed buck, boost, and buck-boost converters. As discussed in Chap. 8, the converter output voltage \hat{v} can be expressed as a function of the duty-cycle \hat{d} and input voltage \hat{v}_g variations, using the transfer functions $G_{vd}(s)$ and $G_{vg}(s)$:

$$\hat{v}(s) = G_{vd}(s)\hat{d}(s) + G_{vg}(s)\hat{v}_g(s) \quad (18.75)$$

In a similar manner, the inductor current variation \hat{i} can be expressed as a function of the duty-cycle \hat{d} and input voltage \hat{v}_g variations, by defining the transfer functions $G_{id}(s)$ and $G_{ig}(s)$:

$$\hat{i}_L(s) = G_{id}(s)\hat{d}(s) + G_{ig}(s)\hat{v}_g(s) \quad (18.76)$$

where the transfer functions $G_{id}(s)$ and $G_{ig}(s)$ are given by

$$\begin{aligned} G_{id}(s) &= \left. \frac{\hat{i}_L(s)}{\hat{d}(s)} \right|_{\hat{v}_g(s)=0} \\ G_{ig}(s) &= \left. \frac{\hat{i}_L(s)}{\hat{v}_g(s)} \right|_{\hat{d}(s)=0} \end{aligned} \quad (18.77)$$

Figure 18.28 illustrates replacement of the converter circuit models of Figs. 18.25, 18.26, and 18.27 with block diagrams that correspond to Eqs. (18.75) and (18.76). Furthermore, an injection source \hat{v}_z is inserted between the output of the CPM controller and the duty-cycle input to allow finding the system transfer functions using the Feedback Theorem of Chap. 13.

The control-to-output $G_{vc}(s)$ and line-to-output $G_{vg_cpm}(s)$ transfer functions can now be found, by application of the Feedback Theorem to the block diagram of Fig. 18.28. The closed-loop control-to-output transfer function is given by

$$G_{vc}(s) = \left. \frac{\hat{v}}{\hat{i}_c} \right|_{\substack{\hat{v}_z=0 \\ \hat{v}_g=0}} = G_{\infty vc} \frac{T_i}{1+T_i} + G_{0vc} \frac{1}{1+T_i} \quad (18.78)$$




Fig. 18.28 Block diagram that models the current-programmed converters of Figs. 18.25, 18.26, and 18.27

where

$$T_i(s) = \left. \frac{\hat{v}_y}{\hat{v}_x} \right|_{\begin{subarray}{l} \hat{i}_c=0 \\ \hat{v}_g=0 \end{subarray}} = F_m (G_{id} + F_v G_{vd}) \quad (18.79)$$

is the loop gain transfer function. Note that the feedback loop comprises two paths, one through G_{id} and another through G_{vd} and F_v blocks, both paths including the CPM modulator gain F_m . The feedback loop through G_{id} can conceptually be considered the main feedback loop in a current-programmed controller, while the feedback loop through G_{vd} and F_v reflects the effects of the output voltage on the current ripple, and hence on the average inductor current. In a CPM buck converter, $F_v = 0$, which means that only the main feedback loop exists.

The closed-loop control-to-output ideal forward gain $G_{\infty vc}$ is found with $\hat{v}_g = 0$ and with \hat{v}_y nulled:

$$G_{\infty vc}(s) = \left. \frac{\hat{v}}{\hat{i}_c} \right|_{\begin{subarray}{l} \hat{v}_g=0 \\ \hat{v}_y \rightarrow 0 \end{subarray}} \quad (18.80)$$

Nulling \hat{v}_y implies

$$\hat{i}_c - \hat{i}_L - F_v \hat{v} \rightarrow 0 \quad (18.81)$$

Given that $G_{vd}\hat{v}_x = \hat{v}$ and $G_{id}\hat{v}_x = \hat{i}_L$, we have

$$\hat{i}_L = \frac{G_{id}}{G_{vd}} \hat{v} \quad (18.82)$$

Substituting Eq. (18.82) into Eq. (18.81), we have

$$\hat{i}_c - \frac{G_{id}}{G_{vd}} \hat{v} - F_v \hat{v} \rightarrow 0 \quad (18.83)$$

which yields an expression for the ideal forward gain

$$G_{\infty vc}(s) = \left. \frac{\hat{v}}{\hat{i}_c} \right|_{\begin{subarray}{l} \hat{v}_g=0 \\ \hat{v}_y \rightarrow 0 \end{subarray}} = \frac{G_{vd}}{G_{id} + F_v G_{vd}} = \frac{F_m G_{vd}}{T_i} \quad (18.84)$$

Finally, the direct forward transmission through the feedback path is found with $\hat{v}_g = 0$ and with \hat{v}_x nulled. By inspection,

$$G_{0vc} = 0 \quad (18.85)$$

Substituting Eqs. (18.79), (18.84), and (18.85) into Eq. (18.78) leads to the desired result:

$$G_{vc}(s) = \frac{F_m G_{vd}}{1 + T_i} = \frac{F_m G_{vd}}{1 + F_m(G_{id} + F_v G_{vd})} \quad (18.86)$$

Similarly, line-to-output transfer function can be found by application of the Feedback Theorem to the block diagram in Fig. 18.28 with $\hat{i}_c = 0$,

$$G_{vg-cpm}(s) = \left. \frac{\hat{v}}{\hat{v}_g} \right|_{\begin{subarray}{l} \hat{v}_z=0 \\ \hat{i}_c=0 \end{subarray}} = G_{\infty vg-cpm} \frac{T_i}{1 + T_i} + G_{0vg-cpm} \frac{1}{1 + T_i} \quad (18.87)$$

where

$$G_{\infty vg-cpm}(s) = \left. \frac{\hat{v}}{\hat{v}_g} \right|_{\begin{subarray}{l} \hat{i}_c=0 \\ \hat{v}_y \rightarrow 0 \end{subarray}} = \frac{-F_m F_g G_{vd} + F_m (G_{vg} G_{id} - G_{ig} G_{vd})}{T_i} \quad (18.88)$$

$$G_{0vg-cpm}(s) = \left. \frac{\hat{v}}{\hat{v}_g} \right|_{\begin{subarray}{l} \hat{i}_c=0 \\ \hat{v}_x \rightarrow 0 \end{subarray}} = G_{vg} \quad (18.89)$$

The current-programmed line-to-output transfer function is obtained by substitution of Eqs. (18.79), (18.88) and (18.89) into Eq. (18.87):

$$G_{vg-cpm}(s) = \left. \frac{\hat{v}(s)}{\hat{v}_g(s)} \right|_{\hat{i}_c(s)=0} = \frac{G_{vg} - F_m F_g G_{vd} + F_m (G_{vg} G_{id} - G_{ig} G_{vd})}{1 + F_m (G_{id} + F_v G_{vd})} \quad (18.90)$$

Equations (18.86) and (18.90) are general expressions for the important transfer functions of single-inductor current-programmed converters operating in the continuous conduction mode.

18.4.1 Discussion

The controller model of Eq. (18.73) and Fig. 18.24 accounts for the differences between i_L and i_c that arise by two mechanisms: the inductor current ripple and the artificial ramp. The inductor current ripple causes the peak and average values of the inductor current to differ; this leads to a deviation between the average inductor current and i_c . Since the magnitude of the inductor current ripple is a function of the converter input and capacitor voltages, this mechanism introduces \hat{v}_g and \hat{v} dependencies into the controller small-signal block diagram. Thus, the F_g and F_v gain blocks of Fig. 18.24 model the small-signal effects of the inductor current ripple. For operation deep in continuous conduction mode ($2L/RT_s \gg 1$), the inductor current ripple is small. The F_g and F_v gain blocks can then be ignored, and the inductor current ripple has negligible effect on the current-programmed controller gain.

The artificial ramp also causes the average inductor current to differ from i_c . This is modeled by the gain block F_m . With no artificial ramp, $M_a = 0$, Eq. (18.74) implies that the modulator gain F_m tends to infinity if $M_1 = M_2$, which corresponds to operation at $D = 0.5$. If $M_2 > M_1$ ($D > 0.5$), F_m becomes negative, which implies positive feedback in the current control loop. The nature of instability and oscillations for $D > 0.5$, as well as the need for the artificial ramp, have been addressed in Sect. 18.2 using discrete-time techniques. According to Eqs. (18.56) and (18.57) an artificial ramp with $M_a \geq M_2/2$ results in a stable current-programmed controller for any D , $0 \leq D < 1$. One may verify that this artificial ramp slope $M_a \geq M_2/2$ also results in a finite, positive value for the modulator gain F_m for any D .

Consider operation at $D < 0.5$ with no artificial ramp, $M_a = 0$. The current-programmed modulator gain F_m is very large if M_1 and M_2 are very small, i.e., if the inductor current ripple can be neglected. The current-programmed control systems of Figs. 18.25, 18.26, and 18.27 then effectively have very large loop gain T_i , so that the signal at the input to the F_m block (\hat{d}/F_m) tends to zero. The block diagram then predicts that

$$\frac{\hat{d}}{F_m} = 0 = \hat{i}_c - \hat{i}_L - F_g \hat{v}_g - F_v \hat{v} \quad (18.91)$$

In the case of negligible inductor current ripple ($F_g \rightarrow 0$ and $F_v \rightarrow 0$), this equation further reduces to

$$0 = \hat{i}_c - \hat{i}_L \quad (18.92)$$

which coincides with the simple approximation employed in Sect. 18.1. Hence, the transfer functions predicted in this section reduce to the results of Sect. 18.1 in case of no artificial ramp and negligible inductor current ripple. In the limit when $F_m \rightarrow \infty$, $F_g \rightarrow 0$, and $F_v \rightarrow 0$, the control-to-output transfer function (18.86) reduces to

$$\lim_{\substack{F_m \rightarrow \infty \\ F_g \rightarrow 0 \\ F_v \rightarrow 0}} G_{vc}(s) = \frac{G_{vd}}{G_{id}} \quad (18.93)$$

and the line-to-output transfer function (18.90) reduces to

$$\lim_{\substack{F_m \rightarrow \infty \\ F_g \rightarrow 0 \\ F_v \rightarrow 0}} G_{vg-cpm}(s) = \frac{G_{vg}G_{id} - G_{ig}G_{vd}}{G_{id}} \quad (18.94)$$

It can be verified that Eqs. (18.93) and (18.94) are equivalent to the transfer functions derived in Sect. 18.1.

When an artificial ramp is present, then the CPM modulator gain F_m is reduced. The current-programmed controller no longer perfectly regulates the inductor current i_L , and the terms on the right-hand side of Eq. (18.91) do not add to zero. In the extreme case of a very large artificial ramp (large M_a and hence small F_m), the current-programmed controller degenerates to duty-cycle control. The artificial ramp and analog comparator of Fig. 18.19 then function as a pulse-width modulator similar to Fig. 7.29, with small-signal gain F_m . For small F_m , the control-to-output transfer function (18.86) reduces to

$$\lim_{\text{small } F_m} G_{vc}(s) = F_m G_{vd}(s) \quad (18.95)$$

which coincides with conventional duty-cycle control. Likewise, Eq. (18.90) reduces to

$$\lim_{\text{small } F_m} G_{vg-cpm}(s) = G_{vg} \quad (18.96)$$

which is the line-to-output transfer function for conventional duty cycle control.

18.4.2 Current-Programmed Transfer Functions of the CCM Buck Converter

The control-to-output transfer function $G_{vd}(s)$ and line-to-output transfer function $G_{vg}(s)$ of the CCM buck converter with duty-cycle control are tabulated in Chap. 8, by analysis of the equivalent circuit model in Fig. 7.18a. The results are

$$G_{vd}(s) = \frac{V}{D} \frac{1}{den(s)} \quad (18.97)$$

$$G_{vg}(s) = D \frac{1}{den(s)} \quad (18.98)$$

where the denominator polynomial is

$$\text{den}(s) = 1 + s \frac{L}{R} + s^2 LC \quad (18.99)$$

The inductor current transfer functions $G_{id}(s)$ and $G_{ig}(s)$ defined by Eqs. (18.76) and (18.77) are also found by solution of the equivalent circuit model in Fig. 7.18a, with the following results:

$$G_{id}(s) = \frac{V}{DR} \frac{(1 + sRC)}{\text{den}(s)} \quad (18.100)$$

$$G_{ig}(s) = \frac{D}{R} \frac{(1 + sRC)}{\text{den}(s)} \quad (18.101)$$

where $\text{den}(s)$ is again given by Eq. (18.99).

With no artificial ramp and negligible ripple, the control-to-output transfer function reduces to the ideal expression (18.93). Substitution of Eqs. (18.97) and (18.100) yields

$$\lim_{\substack{F_m \rightarrow \infty \\ F_g \rightarrow 0 \\ F_v \rightarrow 0}} G_{vc}(s) = \frac{G_{vd}(s)}{G_{id}(s)} = \frac{R}{1 + sRC} \quad (18.102)$$

Under the same conditions, the line-to-output transfer function reduces to the ideal expression (18.94). Substitution of Eqs. (18.97) to (18.101) leads to

$$\lim_{\substack{F_m \rightarrow \infty \\ F_g \rightarrow 0 \\ F_v \rightarrow 0}} G_{vg-cpm}(s) = \frac{G_{vg}(s)G_{id}(s) - G_{vd}(s)G_{ig}(s)}{G_{id}(s)} = 0 \quad (18.103)$$

Equations (18.102) and (18.103) coincide with the expressions derived in Sect. 18.1 for the CCM buck converter.

For arbitrary F_m , F_v , and F_g , the control-to-output transfer function is given by Eq. (18.86). According to Table 18.2, $F_v = 0$ for the buck converter. Substitution of Eqs. (18.97) to (18.101) into Eq. (18.86) yields

$$G_{vc}(s) = \frac{F_m G_{vd}}{1 + F_m G_{id}} = \frac{F_m \left(\frac{V}{DR} \frac{1}{\text{den}(s)} \right)}{1 + F_m \left(\frac{V}{DR} \frac{1 + sRC}{\text{den}(s)} \right)} \quad (18.104)$$

Simplification leads to

$$G_{vc}(s) = \frac{F_m \frac{V}{D}}{\text{den}(s) + \frac{F_m V}{DR} (1 + sRC)} \quad (18.105)$$

Finally, the control-to-output transfer function can be written in the following normalized form:

$$G_{vc}(s) = \frac{G_{c0}}{1 + \frac{s}{Q_c \omega_c} + \left(\frac{s}{\omega_c} \right)^2} \quad (18.106)$$

where

$$G_{c0} = \frac{V}{D} \frac{F_m}{1 + \frac{F_m V}{DR}} \quad (18.107)$$

$$\omega_c = \frac{1}{\sqrt{LC}} \sqrt{1 + \frac{F_m V}{DR}} \quad (18.108)$$

$$Q_c = R \sqrt{\frac{C}{L}} \frac{\sqrt{1 + \frac{F_m V}{DR}}}{1 + \frac{RCF_m V}{DL}} \quad (18.109)$$

In the above equations, the salient features G_{c0} , ω_c , and Q_c are expressed as the duty ratio-control value, multiplied by a factor that accounts for the effects of current-programmed control.

It can be seen from Eq. (18.109) that current programming tends to reduce the Q -factor of the poles. For large F_m , Q_c varies as $F_m^{-1/2}$; consequently, the poles become real and well-separated in magnitude. The low- Q approximation of Sect. 8.1.7 then predicts that the low-frequency pole ω_{p1} becomes

$$\omega_{p1} = Q_c \omega_c = \frac{R}{L} \frac{1 + \frac{F_m V}{DR}}{1 + \frac{RCF_m V}{DL}} \quad (18.110)$$

For large F_m , the pole frequency can be further approximated as

$$f_{p1} \approx \frac{1}{2\pi} \frac{1}{RC} \quad (18.111)$$

which coincides with the low-frequency pole predicted by the simple model of Sect. 18.1. The low- Q approximation also predicts that the high-frequency pole ω_{hf} becomes

$$\omega_{hf} \approx \frac{\omega_c}{Q_c} = \frac{1}{RC} \left(1 + \frac{RCF_m V}{DL} \right) \quad (18.112)$$

For large F_m , the pole frequency f_{hf} can be further approximated as

$$f_{hf} \approx \frac{1}{2\pi} \frac{F_m V}{DL} \quad (18.113)$$

Using F_m from Eq. (18.74), $V/L = M_2$, and $M_1 D = M_2 D'$, f_{hf} can be expressed as

$$f_{hf} = \frac{f_s}{\pi} \frac{M_1 + M_2}{2M_a + M_1 - M_2} = \frac{f_s}{\pi} \frac{1}{1 + 2D \left(\frac{M_a}{M_2} - 1 \right)} \quad (18.114)$$

It follows that the high-frequency pole is typically predicted to lie near to or even greater than the switching frequency f_s , well above the range of frequencies where the averaged model based on the continuous-time averaged analysis employed here can be considered valid. It should be pointed out that the converter switching and modulator sampling processes lead to discrete-time phenomena that affect the high-frequency behavior of the converter, as discussed further in Sect. 18.7.

For arbitrary F_m , F_v , and F_g , the current-programmed line-to-output transfer function $G_{vg-cpm}(s)$ is given by Eq. (18.90). In the case of the buck converter, the quantity $(G_{vg}G_{id} - G_{vd}G_{ig})$ is equal to zero. Furthermore, $F_v = 0$. Hence, Eq. (18.90) becomes

$$G_{vg-cpm}(s) = \frac{G_{vg} - F_m F_g G_{vd}}{1 + F_m G_{id}} \quad (18.115)$$

Substitution of Eqs. (18.97) to (18.101) into Eq. (18.115) yields

$$G_{vg-cpm}(s) = \frac{\frac{D}{den(s)} - F_m F_g \frac{V}{D} \frac{1}{den(s)}}{1 + F_m \left(\frac{V}{DR} \frac{1 + sRC}{den(s)} \right)} \quad (18.116)$$

Simplification leads to

$$G_{vg-cpm}(s) = \frac{\left(D - F_m F_g \frac{V}{D} \right)}{den(s) + \frac{F_m V}{DR} (1 + sRC)} \quad (18.117)$$

Finally, the current-programmed line-to-output transfer function can be written in the following normalized form:

$$G_{vg-cpm}(s) = \frac{G_{g0}}{1 + \frac{s}{Q_c \omega_c} + \left(\frac{s}{\omega_c} \right)^2} \quad (18.118)$$

where

$$G_{g0} = D \frac{1 - \frac{F_m F_g V}{D^2}}{1 + \frac{F_m V}{DR}} = D \frac{\frac{2M_a - M_2}{2M_a + M_1 - M_2}}{1 + \frac{F_m V}{DR}} \quad (18.119)$$

The quantities Q_c and ω_c are given by Eqs. (18.108) and (18.109).

Equation (18.119) shows how current programming reduces the dc gain of the buck converter line-to-output transfer function. For duty-cycle control ($F_m \rightarrow 0$), G_{g0} is equal to D . Nonzero values of F_m reduce the numerator and increase the denominator of Eq. (18.119), which tends to reduce G_{g0} . In the ideal case ($F_m \rightarrow \infty$), we have already seen that G_{g0} becomes zero. Equation (18.119) reveals that nonideal current-programmed buck converters can also exhibit zero G_{g0} , if the artificial ramp slope M_a is chosen equal to $M_2/2$. The current-programmed controller then prevents input line voltage variations from reaching the output. The mechanism that leads to this result is the effective feedforward of v_g , inherent in the current-programmed controller via the $F_g \hat{v}_g$ term in Eq. (18.73). It can be seen from Fig. 18.28 that, when $F_g F_m G_{vd}(s) = G_{vg}(s)$, then the feedforward path from \hat{v}_g through F_g induces variations in the output \hat{v} that exactly cancel the \hat{v}_g -induced variations in the direct forward path of the converter through $G_{vg}(s)$. This cancellation occurs in the buck converter when $M_a = 0.5M_2$.

18.4.3 Results for Basic Converters

The transfer functions of the basic buck, boost, and buck-boost converters with current-programmed control are summarized in Tables 18.3, 18.4, 18.5. Control-to-output and line-to-output transfer functions for both the simple model of Sect. 18.1 and the more accurate model

Table 18.3 Summary of results for the CPM buck converter

| Simple model | Duty-cycle controlled transfer functions | |
|---|---|---|
| $\hat{\frac{v}{i_c}} = \frac{R}{1 + sRC}$ | $G_{vd}(s) = \frac{V}{D} \frac{1}{den(s)}$ | $G_{id}(s) = \frac{V}{DR} \frac{1 + sRC}{den(s)}$ |
| $\hat{\frac{v}{v_g}} = 0$ | $G_{vg}(s) = D \frac{1}{den(s)}$ | $G_{ig}(s) = \frac{D}{R} \frac{1 + sRC}{den(s)}$ |
| $den(s) = 1 + s \frac{L}{R} + s^2 LC$ | | |
| More accurate model | | |
| $\hat{\frac{v}{i_c}} = G_{vc}(s) = G_{c0} \frac{1}{1 + \frac{s}{Q_c \omega_c} + \left(\frac{s}{\omega_c}\right)^2}$ | $G_{c0} = \frac{V}{D} \frac{F_m}{\left(1 + \frac{F_m V}{DR}\right)}$ | |
| $\omega_c = \frac{1}{\sqrt{LC}} \sqrt{1 + \frac{F_m V}{DR}}$ | $Q_c = R \sqrt{\frac{C}{L} \frac{\sqrt{1 + \frac{F_m V}{DR}}}{\left(1 + \frac{RC F_m V}{DL}\right)}}$ | |
| $\hat{\frac{v}{v_g}} = G_{vg-cpm}(s) = G_{g0} \frac{1}{1 + \frac{s}{Q_c \omega_c} + \left(\frac{s}{\omega_c}\right)^2}$ | $G_{g0} = D \frac{\left(1 - \frac{F_m F_g V}{D^2}\right)}{\left(1 + \frac{F_m V}{DR}\right)}$ | |

Table 18.4 Summary of results for the CPM boost converter

| Simple model | Duty-cycle controlled transfer functions | |
|---|---|--|
| $\hat{\frac{v}{i_c}} = \frac{D'R}{2} \frac{\left(1 - s \frac{L}{D'^2 R}\right)}{\left(1 + s \frac{RC}{2}\right)}$ | $G_{vd}(s) = \frac{V}{D'} \frac{\left(1 - s \frac{L}{D'^2 R}\right)}{den(s)}$ | $G_{id}(s) = \frac{2V}{D'^2 R} \frac{\left(1 + s \frac{RC}{2}\right)}{den(s)}$ |
| $\hat{\frac{v}{v_g}} = \frac{1}{2D'} \frac{1}{\left(1 + s \frac{RC}{2}\right)}$ | $G_{vg}(s) = \frac{1}{D'} \frac{1}{den(s)}$ | $G_{ig}(s) = \frac{1}{D'^2 R} \frac{\left(1 + sRC\right)}{den(s)}$ |
| $den(s) = 1 + s \frac{L}{D'^2 R} + s^2 \frac{LC}{D'^2}$ | | |
| More accurate model | | |
| $\hat{\frac{v}{i_c}} = G_{vc}(s) = G_{c0} \frac{\left(1 - s \frac{L}{D'^2 R}\right)}{1 + \frac{s}{Q_c \omega_c} + \left(\frac{s}{\omega_c}\right)^2}$ | $G_{c0} = \frac{V}{D'} \frac{F_m}{\left(1 + \frac{2F_m V}{D'^2 R} + \frac{F_m F_v V}{D'}\right)}$ | |
| $\omega_c = \frac{D'}{\sqrt{LC}} \sqrt{1 + \frac{2F_m V}{D'^2 R} + \frac{F_m F_v V}{D'}}$ | $Q_c = D'R \sqrt{\frac{C}{L} \frac{\sqrt{1 + \frac{2F_m V}{D'^2 R} + \frac{F_m F_v V}{D'}}}{\left(1 + RC \frac{F_m V}{L} - \frac{F_m F_v V}{D'}\right)}}$ | |
| $\hat{\frac{v}{v_g}} = G_{vg-cpm}(s) = G_{g0} \frac{1}{1 + \frac{s}{Q_c \omega_c} + \left(\frac{s}{\omega_c}\right)^2}$ | $G_{g0} = \frac{1}{D'} \frac{\left(1 + \frac{F_m V}{D'^2 R}\right)}{\left(1 + \frac{2F_m V}{D'^2 R} + \frac{F_m F_v V}{D'}\right)}$ | |

Table 18.5 Summary of results for the CPM buck-boost converter

| Simple model | Duty-cycle controlled transfer functions | | |
|--|--|--|--|
| $\hat{v}_i = -\frac{D'R}{(1+D)} \frac{\left(1-s\frac{DL}{D'^2R}\right)}{\left(1+s\frac{RC}{1+D}\right)}$ | $G_{vd}(s) = -\frac{ V }{DD'} \frac{\left(1-s\frac{DL}{D'^2R}\right)}{den(s)}$ | $G_{id}(s) = \frac{ V (1+D)}{DD'^2R} \frac{\left(1+s\frac{RC}{(1+D)}\right)}{den(s)}$ | |
| $\hat{v}_g = -\frac{D^2}{1-D^2} \frac{1}{\left(1+s\frac{RC}{1+D}\right)}$ | $G_{vg}(s) = -\frac{D}{D'} \frac{1}{den(s)}$ | $G_{ig}(s) = \frac{D}{D'^2R} \frac{(1+sRC)}{den(s)}$ | |
| $den(s) = 1 + s\frac{L}{D'^2R} + s^2\frac{LC}{D'^2}$ | | | |
| More accurate model | | | |
| $\hat{v}_i = G_{vc}(s) = G_{c0} \frac{\left(1-s\frac{DL}{D'^2R}\right)}{1 + \frac{s}{Q_c \omega_c} + \left(\frac{s}{\omega_c}\right)^2}$ | $G_{c0} = -\frac{ V }{DD'} \frac{F_m}{\left(1 + \frac{F_m V (1+D)}{DD'^2R} - \frac{F_m F_v V }{DD'}\right)}$ | $Q_c = D'R \sqrt{\frac{C}{L}} \frac{\sqrt{1 + \frac{F_m V (1+D)}{DD'^2R} - \frac{F_m F_v V }{DD'}}}{\left(1 + \frac{F_m V RC}{DL} + \frac{F_m F_v V }{D'}\right)}$ | |
| $\omega_c = \frac{D'}{\sqrt{LC}} \sqrt{1 + \frac{F_m V (1+D)}{DD'^2R} - \frac{F_m F_v V }{DD'}}$ | $G_{g0} = -\frac{D}{D'} \frac{\left(1 + \frac{F_m V }{D'^2R} - \frac{F_m F_g V }{D^2}\right)}{\left(1 + \frac{F_m V (1+D)}{DD'^2R} - \frac{F_m F_v V }{DD'}\right)}$ | $\omega_{gz} = \frac{DD'^2R}{ V LF_m F_g} \left(1 + \frac{F_m V }{D'^2R} - \frac{F_m F_g V }{D^2}\right)$ | |
| $\hat{v}_g = G_{vg-cpm}(s) = G_{g0} \frac{\left(1 + \frac{s}{\omega_{gz}}\right)}{1 + \frac{s}{Q_c \omega_c} + \left(\frac{s}{\omega_c}\right)^2}$ | | | |

derived in this section are listed. For completeness, the transfer functions for duty-cycle control are included. In each case, the salient features are expressed as the corresponding quantity with duty-cycle control, multiplied by a factor that accounts for current-programmed control.

The two poles of the line-to-output transfer functions G_{vg-cpm} and control-to-output transfer functions G_{vc} of all three converters typically exhibit low Q -factors in CPM. The low- Q approximation can be applied, as in Eqs. (18.110) to (18.113), to find the low-frequency pole. The line-to-output transfer functions of the boost and buck-boost converters exhibit two poles and one zero, with substantial dc gain.

18.4.4 Addition of an Input Filter to a Current-Programmed Converter

Addition of an input filter to a duty-cycle controlled converter is discussed in Chap. 17, where it is found that effects of input filter on converter transfer functions can be evaluated using the Extra Element Theorem of Chap. 16. In particular, Eq. (17.4) shows how the control-to-output transfer function G_{vd} is modified by a correction factor, which depends on the impedance ratios Z_o/Z_N and Z_o/Z_D , where $Z_o(s)$ is the filter output impedance, $Z_D(s)$ is the converter driving-point input impedance, and $Z_N(s)$ is the converter input impedance determined under the condition that the output voltage is nulled. The input filter design approach of Chap. 17 is based

on meeting the impedance inequalities of Sect. 17.2.3 so that the input filter does not substantially alter the control-to-output transfer function. The same approach can be applied to current-programmed converters.

In the presence of an input filter, the CPM control-to-output transfer function is given by

$$G_{vc}(s) = \frac{\hat{v}}{\hat{i}_c} = \left(G_{vc}(s) \Big|_{Z_o(s)=0} \right) \frac{\left(1 + \frac{Z_o(s)}{Z_{N-cpm}(s)} \right)}{\left(1 + \frac{Z_o(s)}{Z_{D-cpm}(s)} \right)} \quad (18.120)$$

where

$$G_{vc}(s) \Big|_{Z_o(s)=0} \quad (18.121)$$

is the CPM control-to-output transfer function without the input filter, while Z_{N-cpm} and Z_{D-cpm} are input impedances of the current-programmed converter found under two different conditions prescribed by the Extra Element Theorem. The CPM input impedances Z_{i-cpm} can be found using the converter models shown in Figs. 18.25, 18.26, and 18.27. As an example, small-signal model of a current-programmed buck converter of Fig. 18.25 is shown in Fig. 18.29. The model includes three independent sources: control input \hat{i}_c , input voltage \hat{v}_g , and an additional injection source \hat{i}_z , which will facilitate determining $Z_{D-cpm}(s)$ using the Feedback Theorem of Chap. 13.




Fig. 18.29 Small-signal averaged model suitable for finding input impedances in the current-programmed buck converter

To determine Z_{N-cpm} , the additional injection source is set to zero, $\hat{i}_z = 0$. In the presence of \hat{i}_c and \hat{v}_g , the output \hat{v} is nulled. Under these conditions, we find

$$\frac{1}{Z_{N-cpm}(s)} = \left. \frac{\hat{i}_g}{\hat{v}_g} \right|_{\substack{\hat{v} \rightarrow 0 \\ \text{null}}} \quad (18.122)$$

Nulling the output implies nulling the inductor current, which means that $D\hat{v}_g + V_g\hat{d}$ must equal zero. As a result, we have

$$\hat{d} = -\frac{D}{V_g}\hat{v}_g \quad (18.123)$$

Under the nulling condition, the input current is

$$\left. \hat{i}_g \right|_{\substack{\hat{v} \rightarrow 0 \\ \text{null}}} = I\hat{d} \quad (18.124)$$

Substitution of Eq. (18.123) into Eq. (18.124) yields

$$\frac{1}{Z_{N-cpm}(s)} = \left. \frac{\hat{i}_g}{\hat{v}_g} \right|_{\substack{\hat{v} \rightarrow 0 \\ \text{null}}} = -\frac{D^2}{R} = \frac{1}{Z_N(s)} \quad (18.125)$$

or $Z_{N-cpm} = -R/D^2$. The result for Z_{N-cpm} is exactly the same as the result given by Eq. (17.28) for Z_N in duty-cycle controlled buck converters. This is not surprising since the nulling condition $\hat{v} \rightarrow 0$ results in exactly the same converter circuit conditions regardless of the nature of the control input.

To determine Z_{D-cpm} , $\hat{i}_z = 0$ and the independent control input is set to zero, $\hat{i}_c = 0$. The converter input admittance, i.e., the inverse of Z_{D-cpm} , is defined as follows:

$$\frac{1}{Z_{D-cpm}(s)} = \left. \frac{\hat{i}_g}{\hat{v}_g} \right|_{\hat{i}_c=0} \quad (18.126)$$

From the model shown in Fig. 18.29, this transfer function can be found in any number of ways. In contrast to duty-cycle converters, where Z_D is the converter open-loop input impedance, Z_{D-cpm} is the input impedance of a current-programmed converter, which includes feedback and feedforward paths. It is therefore convenient to approach finding Z_{D-cpm} using the Feedback Theorem:

$$\frac{1}{Z_{D-cpm}(s)} = \frac{1}{Z_{\infty D-cpm}(s)} \frac{T_i}{1+T_i} + \frac{1}{Z_{0D-cpm}(s)} \frac{1}{1+T_i} \quad (18.127)$$

where $T_i(s)$ is the current-programmed loop gain

$$T_i(s) = \left. \frac{\hat{i}_y}{\hat{i}_x} \right|_{\hat{v}_g=0} = F_m G_{id}(s) \quad (18.128)$$

Note that the injection source \hat{i}_z has been added to the model of Fig. 18.29 specifically for the purpose of finding Z_{D-cpm} using the Feedback Theorem. The ideal input admittance can be found by nulling \hat{i}_y in the presence of \hat{i}_z and \hat{v}_g . Since $\hat{i}_c = 0$, nulling \hat{i}_y is equivalent to nulling \hat{i}_L . Hence, the input admittance under the nulling condition is given by

$$\frac{1}{Z_{\infty D-cpm}(s)} = \left. \frac{\hat{i}_g}{\hat{v}_g} \right|_{\hat{i}_y \rightarrow 0} = -\frac{D^2}{R} \quad (18.129)$$

It follows that $Z_{\infty D-cpm}(s) = -R/D^2$, which is the same as the result found for Z_{N-cpm} . The admittance $1/Z_{0D-cpm}(s)$ is found under the condition that \hat{i}_x is nulled in the presence of \hat{v}_g and \hat{i}_z . Solving the circuit model in Fig. 18.29 results in

$$\frac{1}{Z_{0D-cpm}(s)} = \left. \frac{\hat{i}_g}{\hat{v}_g} \right|_{\hat{i}_x \rightarrow 0} = \frac{D^2 - F_m F_g D V_g}{Z_{ei}} - \frac{F_m F_g D V_g}{R} \quad (18.130)$$

Substitution of Eqs. (18.128), (18.129), and (18.130) into Eq. (18.127) yields an expression for the CPM input impedance Z_{D-cpm} . Following the discussion in Sect. 18.4.1, let us examine how Z_{D-cpm} depends on the converter parameters and the artificial ramp slope M_a . Consider first operation at $D < 0.5$ with no artificial ramp, $M_a = 0$. If inductance L is relatively large, M_1 and M_2 are small, and therefore CPM gain is very large. A large L implies that the inductor current ripple is small, and that $F_g \approx 0$. Large F_m implies that T_i is large and Eq. (18.127) simplifies to:

$$\lim_{\substack{F_m \rightarrow \infty \\ F_g \rightarrow 0}} \frac{1}{Z_{D-cpm}(s)} = -\frac{D^2}{R} \quad (18.131)$$

Next, consider the case when the artificial ramp slope equals $M_a = M_2/2$, the minimum value necessary to ensure stability of the CPM controlled for any duty cycle D . It can be shown that

$$F_m F_g D V_g \Big|_{M_a=M_2/2} = D^2 \quad (18.132)$$

so that Eq. (18.127) becomes

$$\frac{1}{Z_{D-cpm}(s)} \Big|_{M_a=M_2/2} = -\frac{D^2}{R} \quad (18.133)$$

Therefore, for $M_a = M_2/2$, both Z_{N-cpm} and Z_{D-cpm} are equal to $-R/D^2$. For practical values of the artificial ramp slope M_a , $Z_{D-cpm} \approx Z_{N-cpm} = -R/D^2$.

Finally, consider the case when the artificial ramp slope M_a is large, so that F_m and therefore T_i are small. Equation (18.127) then reduces to


$$\lim_{F_m \rightarrow 0} \frac{1}{Z_{D-cpm}(s)} = -\frac{D^2}{Z_{ei}} \quad (18.134)$$

which means that for large M_a the CPM input impedance Z_{D-cpm} approaches the open-loop input impedance Z_D in Eq. (17.21) for a duty-cycle controlled converter.

Once Z_{N-cpm} and Z_{D-cpm} are determined, input filter design for a current-programmed controller follows the approach described in Chap. 17.

18.5 Simulation of CPM Controlled Converters

In the current-programmed mode (CPM), the transistor switching is controlled so that the peak transistor current follows a control signal. The transistor duty cycle $d(t)$ is not directly controlled, but depends on the CPM control input as well as on other converter voltages and currents.

**Fig. 18.30** Current-programmed mode (CPM) subcircuit

In this section, large-signal averaged relationships in CPM are written in a form suitable for implementation as a subcircuit for simulation. The desired form of the CPM averaged subcircuit model is shown in Fig. 18.30. The inputs to the subcircuit are the average control input,

$$\langle v_c(t) \rangle_{T_s} = R_f \langle i_c(t) \rangle_{T_s} \quad (18.135)$$

the sensed average inductor current $R_f \langle i_L(t) \rangle_{T_s}$, the average voltage $\langle v_1(t) \rangle_{T_s}$ applied across the inductor during the interval when the transistor is on, and the average voltage $\langle v_2(t) \rangle_{T_s}$ applied across the inductor during the interval when the rectifier is on. The model parameters include the equivalent current-sense resistance R_f , switching frequency f_s , inductance L , and the amplitude V_a of the artificial ramp,

$$V_a = m_a T_s R_f \quad (18.136)$$

given an artificial ramp having slope $-m_a$ added to the control input. In the subinterval when the transistor is on, the inductor current increases with slope m_1 given by

$$m_1 = \frac{\langle v_1(t) \rangle_{T_s}}{L} \quad (18.137)$$

It is assumed that voltage ripples are small so that the voltage $v_1(t)$ across the inductor is approximately equal to the averaged value $\langle v_1(t) \rangle_{T_s}$. The length of this subinterval is $d(t)T_s$. In the second subinterval, when the transistor is off and the rectifier is on, the inductor current decreases with a negative slope $-m_2$. Under the assumption that voltage ripples are small, the slope m_2 is given by

$$m_2 = \frac{\langle v_2(t) \rangle_{T_s}}{L} \quad (18.138)$$

The CPM model output is the duty cycle d . With the inputs and the output shown in Fig. 18.30, the CPM subcircuit can be used in combination with any of the averaged switch subcircuit models developed in Sect. 14.3 to construct an averaged simulation model for a current-programmed converter. The CPM subcircuit model is developed first in Sect. 18.5.1 for the case when the converter operates in continuous conduction mode, and is then extended to include DCM operation in Sect. 18.5.2.

18.5.1 Simulation Model for CPM Controlled Converters in CCM

Assuming operation in continuous conduction mode, the large-signal relationship between the average inductor current $\langle i_L(t) \rangle_{T_s}$ and the control signal i_c is given by Eq. (18.67),

$$\langle i_L \rangle_{T_s} = i_c - m_a d T_s - \frac{m_1 + m_2}{2} d d' T_s \quad (18.139)$$

Next, the switch duty cycle is found by solving Eq. (18.139). There are many different ways the switch duty cycle can be expressed in terms of other quantities; although mathematically equivalent, these different forms of solving for d may result in different convergence performance of the numerical solver in the simulator. One approach is to express d as

$$d = \frac{i_c - \langle i_L(t) \rangle_{T_s}}{\frac{m_1 + m_2}{2} d' T_s + m_a T_s} \quad (18.140)$$

Using Eqs. (18.135), (18.136), (18.137), and (18.138), Eq. (18.140) can be written in the form

$$d = \frac{2(\langle v_c(t) \rangle_{T_s} - R_f \langle i_L(t) \rangle_{T_s})}{R_f (\langle v_1(t) \rangle_{T_s} + \langle v_2(t) \rangle_{T_s}) d' + 2V_a} \quad (18.141)$$

This implicit expression (notice that d is on both sides of the equation) is suitable for implementation in a SPICE subcircuit model, which is named CPM-CCM. The numerical solver in the simulator is capable of computing the switch duty cycle d based on Eq. (18.141).

18.5.2 Combined CCM/DCM Simulation Model

Typical inductor current and voltage waveforms of CPM converters operating in discontinuous conduction mode are shown in Fig. 18.31. The length of the second subinterval is $d_2(t)T_s$. In CCM, the second subinterval lasts until the end of the switching cycle,

$$d_2 = 1 - d \quad (18.142)$$




Fig. 18.31 Current-programmed mode waveforms in discontinuous conduction mode

In DCM, the current drops to zero before the end of the switching period. The length of the second subinterval can be computed from:

$$d_2 = \frac{i_{pk}}{m_2 T_s} \quad (18.143)$$

If the converter operates in DCM, d_2 computed from Eq. (18.143) is smaller than $1 - d$. If the converter operates in CCM, $1 - d$ is smaller than d_2 computed from Eq. (18.143). In general, the length of the second subinterval can be found as the smaller of the two values computed using Eqs. (18.142) and (18.143).

In the subcircuit implementation, the length of the second subinterval can therefore be computed as the smaller of the values given by Eqs. (18.142) and (18.143):

$$d_2 = \min\left(1 - d, \frac{i_{pk}}{m_2 T_s}\right) \quad (18.144)$$

By use of d_2 from Eq. (18.144), Eq. (18.141) can be extended to allow for CCM or DCM operation of a current-programmed converter as follows:

$$d = \frac{2(\langle v_c(t) \rangle_{T_s} (d + d_2) - R_f \langle i_L(t) \rangle_{T_s})}{\frac{R_f}{L_{f_s}} (\langle v_1(t) \rangle_{T_s} + \langle v_2(t) \rangle_{T_s}) d_2 (d + d_2) + 2V_a (d + d_2)} \quad (18.145)$$

This relationship is valid for both CCM and DCM provided that the second subinterval length d_2 is computed according to Eq. (18.144). Expression (18.145) is used in the implementation of the combined CCM/DCM subcircuit CPM.

18.5.3 Simulation Example: Frequency Responses of a Buck Converter with Current-Programmed Control

To illustrate an application of the CPM subcircuit, let us consider the example buck converter circuit model of Fig. 18.32. To construct this averaged circuit model in SPICE, the switches are replaced by the CCM-DCM1 averaged switch subcircuit. The control input to the CPM subcircuit is the independent voltage source v_c . Three dependent voltage sources are used to generate other inputs to the CPM subcircuit. The controlled voltage source E_i is proportional to the inductor current i_L . The controlled voltage source E_1 is equal to $v(1) - v(3)$, which is equal to the voltage $\langle v_1(t) \rangle_{T_s}$ applied across the inductor during the first subinterval when the transistor is on and the diode is off. The controlled voltage source E_2 is equal to $v(3)$, which is equal to the voltage $\langle v_2(t) \rangle_{T_s}$ applied across the inductor during the second subinterval when the transistor is off and the diode is on.

SPICE ac simulations are performed at the quiescent operating point obtained for the dc value of the control input equal to $V_c = 1.4$ V. At the quiescent operating point, the switch duty cycle is $D = 0.676$, the dc output voltage is $V = 8.1$ V, and the dc component of the inductor current is $I_L = 0.81$ A. The converter operates in CCM.

Magnitude and phase responses of the control-to-output transfer functions $G_{vc}(s) = \hat{v}/\hat{v}_c$ and $G_{vd}(s) = \hat{v}/\hat{d}$ are shown in Fig. 18.33. The duty-cycle to output voltage transfer function $G_{vd}(s)$ exhibits the familiar second-order high-Q response. Peaking in the magnitude response and a steep change in phase from 0° to -180° occur around the center frequency of




Fig. 18.32 CPM buck converter example: averaged circuit model




Fig. 18.33 Comparison of CPM control with duty-cycle control, for the control-to-output frequency response of the buck converter example




Fig. 18.34 Comparison of CPM control with duty-cycle control, for the line-to-output frequency response of the buck converter example

the pair of complex-conjugate poles. In contrast, the CPM control-to-output response has a dominant low-frequency pole. The phase lag is around -90° in a wide range of frequencies. A high-frequency pole contributes to additional phase lag at higher frequencies. The frequency responses of Fig. 18.33 illustrate an advantage of CPM control over duty-cycle control. Because of the control-to-output frequency response dominated by the single low-frequency pole, it can be much easier to close a wide-bandwidth outer voltage feedback loop around the CPM controlled power converter than around a converter where the duty cycle is the control input. Proportional-plus-integral (*PI*) controllers are commonly used in current-programmed regulators.

Another advantage of CPM control is in rejection of input voltage disturbances. Line-to-output frequency responses for duty-cycle control and CPM control in the buck example are compared in Fig. 18.34. The line-to-output transfer function $G_{vg}(s)$ for duty-cycle control is characterized by a dc asymptote approximately equal to the duty cycle $D = 0.676$. Resonant poles occur at the corner frequency of the $L-C$ filter. The line-to-output transfer function $G_{vg-cpm}(s)$ with current-programmed control is significantly reduced, and exhibits more than 30 dB of additional attenuation over the frequencies of interest. It should again be noted that the transfer function $G_{vg-cpm}(s)$ in Fig. 18.34 cannot be predicted by the simple models of Sect. 18.1; the more accurate model of Sect. 18.3 must be employed.

It is also interesting to compare the output impedance of the converter with duty-cycle control versus CPM control. The results are shown in Fig. 18.35. The output impedance plotted in the figure includes the load resistance of 10Ω . For duty-cycle control, the dc asymptote of the output impedance is dominated by the inductor winding resistance of 0.05Ω . The inductor becomes significant in the vicinity of 200 Hz. At the resonant frequency of the output LC filter, significant peaking in the output impedance of the duty-cycle controlled converter can be observed. At higher frequencies, the output impedance is dominated by the impedance of the filter capacitor, which decreases with frequency.

In the current-programmed converter, the low-frequency impedance is high. It is equal to the parallel combination of the load resistance and the CPM output resistance. Because of the lossless damping introduced by CPM control, the series inductor does not affect the output




Fig. 18.35 Comparison of CPM control with duty-cycle control, for the output impedance of the buck converter example

impedance. The simple model of Sect. 18.1 predicts that the inductor branch of the circuit is driven by a current source; this effectively removes the influence of the inductor on the output impedance. The plot of Fig. 18.35 was generated using the more accurate; nonetheless, the output impedance is accurately predicted by the simple model. It can be seen that current programming substantially increases the converter output impedance at low frequencies. At high frequencies the output impedances of the duty-cycle and CPM controlled converters have the same asymptotes.

18.6 Voltage Feedback Loop Around a Current-Programmed Converter

As shown in Figs. 18.1 and 18.3 a converter system incorporating current-programmed control often includes an outer voltage feedback loop, the purpose of which is to regulate the converter output voltage. As discussed in Chap. 9, voltage is sensed and compared to a reference. The error signal is processed by a voltage loop compensator, which outputs a control signal. In duty-cycle controlled converters of Chap. 9, the control signal is the input to a pulse-width modulator, which produces a switch control signal with duty ratio proportional to the PWM control input. In CPM controlled converters, the control signal generated by the voltage loop compensator is the control input $v_c = R_f i_c$ for the CPM controller.

18.6.1 System Model

A complete system model, including the outer voltage loop, is shown in Fig. 18.36. The model is very similar to the system model in Fig. 9.2 except that the pulse-width modulator model is replaced by the CPM controller model. For the purpose of designing the voltage loop compensator $G_{cv}(s)$, it is convenient to make use of the closed-loop transfer function $G_{vc}(s) = \hat{v}/\hat{i}_c$ of the CPM controlled converter. A block diagram of the voltage feedback loop is shown in Fig. 18.37.




Fig. 18.36 Block diagram that models a CPM controlled converter with an outer voltage feedback loop




Fig. 18.37 Model of the outer voltage feedback loop

The design of $G_{cv}(s)$ amounts to employing the techniques of Chap. 9 to shape the voltage loop gain

$$T_v = HG_{cv}(s) \frac{1}{R_f} G_{vc}(s) \quad (18.146)$$

so that target crossover frequency f_{cv} stability margins are attained.

With the voltage feedback loop closed around a current-programmed converter, the closed-loop input impedance Z_i can be found using the results of Sect. 18.4.4 by application of the Feedback Theorem. As discussed in Sect. 17.5.2, the closed-loop input admittance $Y_i = 1/Z_i$ can be found from:

$$Y_i = \frac{1}{Z_i} = \frac{1}{Z_{N-cpm}} \frac{T_v}{1 + T_v} + \frac{1}{Z_{D-cpm}} \frac{1}{1 + T_v} \quad (18.147)$$

where expressions for Z_{N-cpm} and Z_{D-cpm} are given in Sect. 18.4.4. Following the discussion in Sect. 17.5.2, the result for the closed-loop input impedance can be used to evaluate the system stability when the CPM converter with voltage feedback loop includes an input filter or, more generally, when it is supplied from a source with a nonzero output impedance.

18.6.2 Design Example

To illustrate an outer voltage feedback loop design, consider the CPM controlled buck converter shown in Fig. 18.32, with the voltage loop added as shown in Fig. 18.1. The system small-signal model is shown in Fig. 18.36. In this example, the reference voltage is $V_{ref} = 3$ V, and the

voltage sensing gain is set to $H = 0.375$, so that the output dc voltage is ideally regulated at $V = V_{ref}/H = 8$ V. The quiescent operating point and the small-signal model parameters are approximately the same as in the CPM buck converter considered in Sect. 18.5.3: $D = 0.67$, $I_L = V/R = 0.8$ A, $M_a/M_2 = 0.525$, $F_m = 3.2$ A $^{-1}$, $F_g = 0.016$ Ω^{-1} , $F_v = 0$. Table 18.3 includes an expression for the closed-loop control-to-output voltage transfer function $G_{vc}(s)$ predicted by the more accurate CPM model,

$$G_{vc}(s) = G_{c0} \frac{1}{1 + \frac{s}{Q_c \omega_c} + \left(\frac{s}{\omega_c}\right)^2} \approx G_{c0} \frac{1}{\left(1 + \frac{s}{\omega_{p1}}\right)\left(1 + \frac{s}{\omega_{hf}}\right)} \quad (18.148)$$

$$G_{c0} = \frac{V}{D} \frac{F_m}{\left(1 + \frac{F_m V}{DR}\right)} = 7.92 \text{ } \Omega \rightarrow 18 \text{ dB}\Omega$$

$$f_c = \frac{1}{2\pi\sqrt{LC}} \sqrt{1 + \frac{F_m V}{DR}} = 5.9 \text{ kHz}$$

$$Q_c = R \sqrt{\frac{C}{L}} \frac{\sqrt{1 + \frac{F_m V}{DR}}}{\left(1 + \frac{RCF_m V}{DL}\right)} = 0.034$$

$$f_{p1} = Q_c f_c = 201 \text{ Hz}$$

$$f_{hf} = f_c/Q_c = 174 \text{ kHz}$$

As shown in Fig. 18.33, $G_{vc}(s)$ exhibits a single-pole response over a wide range of frequencies, so that it is relatively easy to design a wide-bandwidth voltage feedback loop with high crossover frequency f_{cv} using a simple proportional-integral (PI) compensator,

$$G_{cv}(s) = G_{cm} \left(1 + \frac{\omega_{zv}}{s}\right) \quad (18.149)$$

A sketch of the magnitude response of the voltage loop gain T_v of Eq. (18.146), with a PI compensator of Eq. (18.149), is shown in Fig. 18.38. Assuming $f_{zv} < f_{cv} < f_{hf}$, the magnitude asymptote has -20 dB/dec slope around the crossover frequency,

$$\|T_v\| \rightarrow \frac{H}{R_f} G_{co} G_{cm} \frac{\omega_{p1}}{\omega} \quad (18.150)$$

From Eq. (18.150) it follows that the gain G_{cm} can be selected to obtain the desired crossover frequency f_{cv} ,

$$G_{cm} = \frac{R_f}{HG_{co}} \frac{f_{cv}}{f_{p1}} \quad (18.151)$$

To achieve wide-bandwidth voltage regulation let us choose $f_{cv} = 40$ kHz = $f_s/5$. Equation (18.151) yields $G_{cm} = 67.1$. The phase margin φ_v can be evaluated based on the phase contributions of the poles and zeroes shown in Fig. 18.38. Taking into account that $f_{p1} \ll f_{cv}$, we have

$$\varphi_v = 180^\circ + \angle T_v(j\omega) = 180^\circ - 90^\circ - 90^\circ + \tan^{-1} \frac{f_{cv}}{f_{zv}} - \tan^{-1} \frac{f_{cv}}{f_{hf}} \quad (18.152)$$




Fig. 18.38 Sketch of the magnitude response of the loop gain T_v using a PI compensator $G_{cv}(s)$




Fig. 18.39 Loop gain T_v in the design example of Sect. 18.6.2

For these values, $\tan^{-1}(f_{cv}/f_{hf}) = 13^\circ$. Equation (18.152) can be used to select f_{zv} to achieve a desired phase margin. For example, the choice $f_{zv} = f_{cv}/3$ yields

$$\varphi_v = \tan^{-1} \frac{f_{cv}}{f_{zv}} - \tan^{-1} \frac{f_{cv}}{f_{hf}} = 72^\circ - 13^\circ = 59^\circ \quad (18.153)$$

Inclusion of this PI compensator $G_{cv}(s)$ results in the voltage loop gain T_v shown in Fig. 18.39.

18.7 High-Frequency Dynamics of Current-Programmed Converters

The simple model of Sect. 18.2 predicts that the inductor current i_L is directly controlled by the current command i_c , which implies small-signal control-to-current transfer function equal to unity at all frequencies,

$$G_{ic}(s) = \frac{\hat{i}_L}{\hat{i}_c} \approx 1 \quad (18.154)$$

Let us compare this simple result with high-frequency predictions of the more accurate averaged small-signal model of Sect. 18.3. At high frequencies, small-signal perturbations of capacitor voltages become negligibly small. As a result, $\hat{m}_1 \approx 0$, $\hat{m}_2 \approx 0$, and inductor current slopes m_1 and m_2 can be considered constant, equal to the unperturbed dc values M_1 and M_2 , respectively. At high frequencies, the small-signal duty-cycle perturbation in Eq. (18.73) becomes

$$\hat{d}(t) \approx F_m [\hat{i}_c(t) - \hat{i}_L(t)] \quad (18.155)$$

In a two-switch, single-inductor PWM converter, neglecting voltage perturbations, the duty-cycle to inductor current transfer function can be written as

$$G_{id} = \frac{\hat{i}_L}{\hat{d}} \approx \frac{M_1 + M_2}{s} \quad (18.156)$$

Combining Eqs. (18.156) and (18.155), the more accurate model of Sect. 18.3 yields the following prediction for the control-to-current transfer function at high frequencies

$$G_{ic}(s) = \frac{\hat{i}_L}{\hat{i}_c} \approx \frac{1}{1 + \frac{s}{\omega_{hf}}} \quad (18.157)$$

where

$$f_{hf} = \frac{1}{2\pi} F_m (M_1 + M_2) = \frac{M_1 + M_2}{2M_a + M_1 - M_2} \frac{f_s}{\pi} \quad (18.158)$$

Note that exactly the same result for the high-frequency pole was found in Eq. (18.114). Neither the simple model, which neglects inductor dynamics, nor the more accurate model, which implies a single-pole response at high frequencies, predicts instability or the need for the artificial ramp discussed in Sect. 18.2. This is because the averaged small-signal models do not take into account converter switching and modulator sampling processes, which lead to various discrete-time phenomena in a current-programmed converter. The purpose of this section is to examine high-frequency dynamics of CPM controlled converters using sampled-data modeling techniques, and to compare predictions of the sampled-data model to the predictions of the averaged small-signal models.

18.7.1 Sampled-Data Model

Figure 18.40 shows waveforms in a current-programmed converter in response to a perturbation \hat{i}_c in the control current i_c , with an initial perturbation in the inductor current $i_L(t)$ denoted as $\hat{i}_L[n-1]$. At $t = DT_s$, in response to the \hat{i}_c and $\hat{i}_L[n-1]$ perturbations, the duty cycle D is perturbed by $\hat{d}[n]$ and the inductor current perturbation assumes a new value $\hat{i}_L[n]$ over the next switching period T_s . Derivation of a sampled-data “transfer function” $G_{ic} = \hat{i}_L/\hat{i}_c$ follows the approach described in [77], which includes taking into account sampling $\hat{i}_c(t)$ to obtain discrete-time samples $\hat{i}_c[n]$, derivation of a discrete-time relationship between $\hat{i}_c[n]$ and $\hat{i}_L[n]$, and finding an *equivalent hold* transfer function that models the process in which continuous-time inductor current perturbation $\hat{i}_L(t)$ is obtained from the samples $\hat{i}_L[n]$.




Fig. 18.40 Steady-state and perturbed waveforms in a current-programmed converter

First, we note that the Laplace transform of the samples of $\hat{i}_c(t)$ equals

$$\frac{1}{T_s} \sum_{k \rightarrow -\infty}^{k \rightarrow +\infty} \hat{i}_c(s - jk\omega_s) \quad (18.159)$$

where $\hat{i}_c(s)$ is the Laplace transform of the continuous-time control current $\hat{i}_c(t)$.

Next, we proceed to derive a discrete-time relationship between $\hat{i}_c[n]$ and $\hat{i}_L[n]$. Waveform details around the sampling instant $t = DT_s$ are shown in Fig. 18.41. From the geometry of the waveforms, the next perturbation in the inductor current $\hat{i}_L[n]$ can be found in terms of the previous perturbation $\hat{i}_L[n - 1]$, the duty-cycle perturbation $\hat{d}[n]$ and the inductor current slopes m_1 and m_2 ,

$$\hat{i}_L[n] = \hat{i}_L[n - 1] + (m_1 + m_2)\hat{d}[n]T_s \quad (18.160)$$

Similarly, $\hat{i}_c[n]$ can be related to $\hat{i}_L[n - 1]$, $\hat{d}[n]$, m_1 and m_a ,

$$\hat{i}_c[n] = \hat{i}_L[n - 1] + (m_1 + m_a)\hat{d}[n]T_s \quad (18.161)$$

Eliminating $\hat{d}[n]$ from Eqs. (18.160) and (18.161) yields a discrete-time relationship between $\hat{i}_c[n]$ and $\hat{i}_L[n]$,

$$\hat{i}_L[n] = \alpha \hat{i}_L[n - 1] + (1 - \alpha) \hat{i}_c[n] \quad (18.162)$$

where the coefficient α depends on the inductor current and artificial ramp slopes,

$$\alpha = -\frac{m_2 - m_a}{m_1 + m_a} \quad (18.163)$$




Fig. 18.41 Details of the steady-state and perturbed inductor current waveforms around the sampling instant $t = DT_s$

which is the same as Eq. (18.54) used in the stability analysis of Sect. 18.2.

Application of the \mathcal{Z} transform [176] to Eq. (18.162) results in

$$\hat{i}_L(z) = \alpha \hat{i}_L(z) z^{-1} + (1 - \alpha) \hat{i}_c(z) \quad (18.164)$$

which yields the discrete-time \mathcal{Z} -domain transfer function

$$G_{ic}(z) = \frac{\hat{i}_L(z)}{\hat{i}_c(z)} = \frac{1 - \alpha}{1 - \alpha z^{-1}} \quad (18.165)$$

A discrete-time system is stable if all poles lie inside the unit circle in the complex z plane. Given that the transfer function $G_{ic}(z)$ has a pole at $z = \alpha$, the stability condition becomes

$$|\alpha| < 1 \quad (18.166)$$

which is the same as the stability condition given by Eq. (18.55).

As shown in Fig. 18.40, in response to a discrete-time perturbation $\hat{i}_L[n]$, the continuous-time inductor current perturbation $\hat{i}_L(t)$ is a pulse of amplitude $\hat{i}_L[n]$ and length T_s . The transfer function of the corresponding equivalent hold is therefore equal to the transfer function of the zero-order hold [176],

$$\frac{1 - e^{-sT_s}}{s} \quad (18.167)$$

We now can combine Eqs. (18.165) and (18.167) to derive an expression for the sampled-data “transfer function”

$$G_{ic}(s) = \frac{\hat{i}_L}{\hat{i}_c} = \frac{1 - \alpha}{1 - \alpha e^{-sT_s}} \frac{1 - e^{-sT_s}}{sT_s} \quad (18.168)$$

The first part of the expression is obtained from Eq. (18.165) by replacing z^{-1} with e^{-sT_s} , which follows from the fact that a factor z^{-1} corresponds to delaying a signal by T_s , while the Laplace transform of a signal delayed by T_s equals e^{-sT_s} times the Laplace transform of the signal. The second part of the expression is the transfer function of the equivalent hold in Eq. (18.167), while T_s in the denominator is due to sampling and retaining only the low-frequency ($k = 0$) portion of the spectrum of the sampled control input $\hat{i}_c(t)$ in Eq. (18.159).




Fig. 18.42 High-frequency magnitude and phase responses of G_{ic} based on the sampled-data model for four values of the artificial ramp slope, $M_a/M_2 = 0.1, 0.5, 1$ and 5

To illustrate magnitude and phase responses of the sampled-data $G_{ic}(s)$ in Eq. (18.168), consider a buck converter example operating at $f_s = 100$ kHz and $D = 0.5$. The input dc voltage is $V_g = 10$ V, the output voltage is $V = DV_g = 5$ V, and inductance is $L = 5$ μ H. Values of the output filter capacitance and load do not affect high-frequency control-to-inductor current responses. The inductor current slopes are $M_1 = (V_g - V)/L = 1$ A/ μ s, and $M_2 = V/L = 1$ A/ μ s. Since $D = 0.5$, the CPM controlled converter is stable for any $M_a > 0$. Magnitude and phase responses of the sampled-data $G_{ic}(s)$ are evaluated by replacing $s \rightarrow j\omega$ in Eq. (18.168), and the results are shown in Fig. 18.42 for four different values of the artificial ramp slope, $M_a/M_2 = 0.1, 0.5, 1$, and 5 . In all cases, the magnitude responses start from 0 dB and phase responses start from 0° , matching the responses expected based on the simple averaged small-signal model. For $M_a/M_2 = 0.1$, $\alpha = -0.82$, and the sampled-data frequency response exhibits peaking in the magnitude response and a sharp decline in the phase response from 0° to -180° around $f_s/2 = 50$ kHz. For $M_a = 0$, which corresponds to the period-doubling stability boundary, one may verify that the magnitude response goes to ∞ at $f_s/2$. The peaking in the magnitude response diminishes with increasing values of the artificial ramp slope. For very large M_a/M_2 , such as $M_a/M_2 = 5$ in Fig. 18.42, the magnitude response starts to roll off at a lower frequency, implying an effectively reduced current control bandwidth.

18.7.2 First-Order Approximation

It can be verified that the predictions of the sampled-data model of Eq. (18.168) match experimentally measured frequency responses very well. However, the “transfer function” of Eq. (18.168) is not a standard rational transfer function in s , and it does not offer an intuitive design-oriented interpretation. It is therefore of interest to consider a rational transfer function approximation of $G_{ic}(s)$ in Eq. (18.168). Consider the first-order Padé approximation [138] of the term e^{-sT_s} ,

$$e^{-sT_s} \approx \frac{1 - \frac{s}{\omega_s/\pi}}{1 + \frac{s}{\omega_s/\pi}} \quad (18.169)$$

Note that the approximation includes a RHP zero and a pole at the same frequency f_s/π . The magnitude response of the approximation is equal to 1 (0 dB) at all frequencies, exactly matching the magnitude response of $e^{-j\omega T_s}$ at all frequencies. Substituting Eq. (18.169) into Eq. (18.168) yields a first-order rational transfer function approximation

$$G_{ic}(s) \approx \frac{1}{1 + \frac{s}{\omega_{hf}}} \quad (18.170)$$

where

$$f_{hf} = \frac{1 - \alpha f_s}{1 + \alpha \pi} = \frac{M_1 + M_2}{2M_a + M_1 - M_2} \frac{f_s}{\pi} \quad (18.171)$$

which is *identical* to the frequency response $G_{ic}(s)$ predicted by the more accurate averaged small-signal model given by Eq. (18.157). It follows that the more accurate averaged small-signal model of Sect. 18.3 is equivalent to the first-order approximation of the sampled-data model.

Figure 18.43 compares the magnitude and phase responses of the sampled-data model in Eq. (18.168) to the magnitude and phase responses of the first-order approximation in Eq. (18.170) or, equivalently, Eq. (18.157), for the same buck converter example considered in Fig. 18.42, and for three values of the artificial ramp slope, $M_a/M_2 = 0.1, 0.5$, and 5 . For $M_a/M_2 = 0.1$, the first-order approximation predicts a pole at $3.2f_s$, which is a very poor approximation to the sampled-data model predictions. The high-frequency predictions of the first-order




Fig. 18.43 Comparison of high-frequency G_{ic} responses based on the sampled-data model and its first-order approximation for three different values of the artificial ramp slope, $M_a/M_2 = 0.1, 0.5$, and 5 . The first-order approximation responses are identical to the predictions of the more accurate CPM model

approximation improve with increasing slope of the artificial ramp. For $M_a = 0.5M_2$, which is a practical choice that guarantees stability for any duty cycle D , the example of Fig. 18.43 illustrates a very good match up to around $f_s/5$. For large M_a/M_2 , such as $M_a/M_2 = 5$, the magnitude and phase responses of the first-order approximation or, equivalently, the more accurate averaged small-signal model, are in very good agreement with the sampled-data model at essentially all frequencies of interest.

18.7.3 Second-Order Approximation

As discussed in the previous subsection, the first-order approximation does not predict CPM instability and it does not offer accurate predictions of high-frequency responses in cases when a current-programmed converter operates close to the stability boundary. In this section, we show how a second-order rational transfer function approximation offers a way to accurately incorporate sampled-data effects. The second-order Padé approximation [138] of the term e^{-sT_s} is given by

$$e^{-sT_s} \approx \frac{1 - \frac{\pi}{2} \frac{s}{\omega_s/2} + \left(\frac{s}{\omega_s/2}\right)^2}{1 + \frac{\pi}{2} \frac{s}{\omega_s/2} + \left(\frac{s}{\omega_s/2}\right)^2} \quad (18.172)$$

The second-order approximation includes a pair of RHP zeroes and a pair of poles having the same Q factor and the same center frequency $f_s/2$. As in the case of the first-order approximation, the magnitude response of the approximation is 1 (0 dB) at all frequencies. Substituting Eq. (18.172) into Eq. (18.168), yields a second-order rational transfer function approximation

$$G_{ic}(s) \approx \frac{1}{1 + \frac{\pi}{2} \frac{1+\alpha}{1-\alpha} \frac{s}{\omega_s/2} + \left(\frac{s}{\omega_s/2}\right)^2} \quad (18.173)$$

or

$$G_{ic}(s) \approx \frac{1}{1 + \frac{1}{Q_{hf}} \frac{s}{\omega_s/2} + \left(\frac{s}{\omega_s/2}\right)^2} \quad (18.174)$$

where the Q -factor of the pair of poles in $G_{ic}(s)$ is

$$Q_{hf} = \frac{2}{\pi} \frac{1-\alpha}{1+\alpha} = \frac{2}{\pi} \frac{M_1 + M_2}{2M_a + M_1 - M_2} = \frac{2}{\pi} \frac{1}{1 - 2D + 2D \frac{M_a}{M_2}} \quad (18.175)$$

and the center frequency is at $f_s/2$. At the stability boundary, $\alpha = -1$ and $Q_{hf} \rightarrow \infty$, which means that the second-order approximation given by Eq. (18.173) is capable of correctly predicting CPM instability. For the same buck converter example considered in Figs. 18.42 and 18.43, Fig. 18.44 shows a comparison of the magnitude and phase responses of the second-order approximation given by Eq. (18.173) and the sampled-data model given by Eq. (18.168) for three values of the artificial ramp slope, $M_a/M_2 = 0.1, 0.5$, and 5 . The second-order approximation matches predictions of the sampled-data model very well at all frequencies of interest, and for all values of the artificial ramp slope.




Fig. 18.44 Comparison of high-frequency G_{ic} responses based on the sampled-data model and its second-order approximation for three different values of the artificial ramp slope, $M_a/M_2 = 0.1, 0.5$, and 5

The more accurate averaged small-signal model of Sect. 18.3, which is equivalent to the first-order approximation of the sampled-data model, can be extended to match predictions of the second-order approximation. As shown in [107], one approach to extending the more accurate model consists of replacing the modulator gain F_m in Fig. 18.24 with a single-pole response

$$\frac{F_m}{1 + \frac{s}{\omega_x}} \quad (18.176)$$

where F_m given by Eq. (18.74) remains the same as before, while the additional modulator pole frequency equals

$$f_x = \frac{\pi}{4} \left(1 - 2D + 2D \frac{M_a}{M_2} \right) f_s \quad (18.177)$$

It can be shown that inclusion of the pole at f_x results in high-frequency responses consistent with the second-order approximation of the sampled-data model. With this extension, the more accurate averaged small-signal model is capable of predicting CPM instability and of providing accurate predictions of CPM frequency responses at all frequencies of interest, and for all values of the artificial ramp slope M_a . In practice, assuming an artificial ramp with a sufficiently large slope M_a is applied, the analytical and simulation models developed in Sects. 18.3 and 18.5 can be considered sufficiently accurate.

18.8 Discontinuous Conduction Mode

A model of current-programmed converters operating in the discontinuous conduction mode is incorporated in the averaged simulation model described in Sect. 18.5.2. In this section, an analytical model for current-programmed DCM converters is derived using the averaged switch




Fig. 18.45 Current-programmed DCM buck-boost converter example

modeling approach of Sect. 15.2. It is found that the average transistor voltage and current follow a power sink characteristic, while the average diode voltage and current obey a power source characteristic. Perturbation and linearization of these characteristics leads to a small-signal equivalent circuit that models CPM DCM converters. The basic DCM CPM buck, boost, and buck-boost converters essentially exhibit single-pole transfer functions: the second pole and the right half-plane zero appear at frequencies near to or greater than the switching frequency, owing to the small value of L in DCM.

A DCM CPM buck-boost converter example is analyzed here. However, Eqs. (18.178) to (18.195) are written in general form, and apply equally well to DCM CPM buck and boost converters. The schematic of a buck-boost converter is illustrated in Fig. 18.45. The terminal waveforms of the switch network are defined as shown: $v_1(t)$ and $i_1(t)$ are the transistor waveforms, while $v_2(t)$ and $i_2(t)$ are the diode waveforms. Figure 18.46 illustrates typical DCM waveforms, for current-programmed control with an artificial ramp having slope $-m_a$. The inductor current is zero at the beginning of each switching period. By solution of the transistor conduction subinterval, the programmed current i_{pk} can be related to the transistor duty cycle d_1 by

$$\begin{aligned} i_c &= i_{pk} + m_a d_1 T_s \\ &= (m_1 + m_a) d_1 T_s \end{aligned} \quad (18.178)$$

Solution for d_1 leads to

$$d_1(t) = \frac{i_c(t)}{(m_1 + m_a) T_s} \quad (18.179)$$

The average transistor current is found by integrating the $i_1(t)$ waveform of Fig. 18.46 over one switching period:

$$\langle i_1(t) \rangle_{T_s} = \frac{1}{T_s} \int_0^{T_s} i_1(\tau) d\tau = \frac{q_1}{T_s} \quad (18.180)$$

The total area q_1 is equal to one-half of the peak current i_{pk} , multiplied by the subinterval length $d_1 T_s$. Hence,

$$\langle i_1(t) \rangle_{T_s} = \frac{1}{2} i_{pk} d_1 T_s \quad (18.181)$$




Fig. 18.46 Waveforms, CPM DCM buck–boost example

Elimination of i_{pk} and d_1 , to express the average transistor current as a function of i_c , leads to

$$\langle i_1(t) \rangle_{T_s} = \frac{\frac{1}{2} L i_c^2 f_s}{\langle v_1(t) \rangle_{T_s} \left(1 + \frac{m_a}{m_1}\right)^2} \quad (18.182)$$

Finally, Eq. (18.182) can be rearranged to obtain the averaged switch network input port relationship:

$$\langle i_1(t) \rangle_{T_s} \langle v_1(t) \rangle_{T_s} = \frac{\frac{1}{2} L i_c^2 f_s}{\left(1 + \frac{m_a}{m_1}\right)^2} = \langle p(t) \rangle_{T_s} \quad (18.183)$$




Fig. 18.47 CPM DCM buck-boost converter model, derived via averaged switch modeling

Thus, the average transistor waveforms obey a power sink characteristic. When $m_a = 0$, then the average power $\langle p(t) \rangle_{T_s}$ is a function only of L , i_c , and f_s . The presence of the artificial ramp causes $\langle p(t) \rangle_{T_s}$ to additionally depend on the converter voltages, via m_1 .

The power sink characteristic can also be explained via inductor energy arguments. During the first subinterval, the inductor current increases from 0 to i_{pk} . In the process, the inductor stores the following energy:

$$W = \frac{1}{2} L i_{pk}^2 \quad (18.184)$$

The energy W is transferred from the power input v_g , through the switch network input port, to the inductor, once per switching period. This energy transfer process accounts for the power flow

$$\langle p(t) \rangle_{T_s} = W f_s = \frac{1}{2} L i_{pk}^2 f_s \quad (18.185)$$

The switch network input port, that is, the transistor terminals, can therefore be modeled by a power sink element, as in Fig. 18.47.

The average switch network output port current, that is, the average diode current, is

$$\langle i_2(t) \rangle_{T_s} = \frac{1}{T_s} \int_0^{T_s} i_2(\tau) d\tau = \frac{q_2}{T_s} \quad (18.186)$$

By inspection of Fig. 18.46, the area q_2 is given by

$$q_2 = \frac{1}{2} i_{pk} d_2 T_s \quad (18.187)$$

The duty cycle d_2 is determined by the time required for the inductor current to return to zero, during the second subinterval. By arguments similar to those used to derive Eq. (15.19), the duty cycle d_2 can be found as follows:

$$d_2(t) = d_1(t) \frac{\langle v_1(t) \rangle_{T_s}}{\langle v_2(t) \rangle_{T_s}} \quad (18.188)$$

Substitution of Eqs. (18.188), (18.187), and (18.185) into Eq. (18.186) yields

$$\langle i_2(t) \rangle_{T_s} = \frac{\langle p(t) \rangle_{T_s}}{\langle v_2(t) \rangle_{T_s}} \quad (18.189)$$




Fig. 18.48 Steady-state model of the CPM DCM buck-boost converter

The output port of the averaged switch network is therefore described by the relationship

$$\langle i_2(t) \rangle_{T_s} \langle v_2(t) \rangle_{T_s} = \frac{\frac{1}{2} L I_c^2(t) f_s}{\left(1 + \frac{m_a}{m_1}\right)^2} = \langle p(t) \rangle_{T_s} \quad (18.190)$$

In the averaged model, the diode can be replaced by a power source of value $\langle p(t) \rangle_{T_s}$, equal to the power apparently consumed at the switch network input port. During the second subinterval, the inductor releases all of its stored energy through the diode, to the converter output. This results in an average power flow of value $\langle p(t) \rangle_{T_s}$.

A CPM DCM buck-boost averaged model is therefore as given in Fig. 18.47. In this model, the transistor is simply replaced by a power sink of value $\langle p(t) \rangle_{T_s}$, while the diode is replaced by a power source also of value $\langle p(t) \rangle_{T_s}$.

The steady-state equivalent circuit model of the CPM DCM buck-boost converter is obtained by letting the inductor and capacitor tend to short- and open-circuits, respectively. The model of Fig. 18.48 is obtained. The steady-state output voltage V can now be determined by equating the dc load power to the converter average power $\langle p(t) \rangle_{T_s}$. For a resistive load, one obtains

$$\frac{V^2}{R} = P \quad (18.191)$$

where the steady-state value of $\langle p(t) \rangle_{T_s}$ is given by

$$P = \frac{\frac{1}{2} L I_c^2(t) f_s}{\left(1 + \frac{M_a}{M_1}\right)^2} \quad (18.192)$$

and where I_c is the steady-state value of the control input $i_c(t)$. Solution for V yields the following result

$$V = \sqrt{PR} = I_c \sqrt{\frac{RLf_s}{2\left(1 + \frac{M_a}{M_1}\right)^2}} \quad (18.193)$$

for the case of a resistive load.

Averaged models of the DCM CPM buck, boost, and other converters can be found in a similar manner. In each case, the average transistor waveforms are shown to follow a power sink characteristic, while the average diode waveforms follow a power source characteristic. The resulting equivalent circuits of the CPM DCM buck and boost converters are illustrated in Fig. 18.49. In each case, the average power is given by

$$\langle p(t) \rangle_{T_s} = \frac{\frac{1}{2} L_i^2(t) f_s}{\left(1 + \frac{m_a}{m_1}\right)^2} \quad (18.194)$$

with m_1 defined as in Eq. (18.30).

Steady-state characteristics of the DCM CPM buck, boost, and buck-boost converters are summarized in Table 18.6. In each case, the dc load power is $P_{load} = VI$ and P is given by Eq. (18.192). The conditions for operation of a current-programmed converter in the discontinuous conduction mode can be expressed as follows:

$$\begin{aligned} |I| &> |I_{crit}| && \text{for CCM} \\ |I| &< |I_{crit}| && \text{for DCM} \end{aligned} \quad (18.195)$$

where I is the dc load current. The critical load current at the CCM-DCM boundary, I_{crit} , is expressed as a function of I_c and the voltage conversion ratio $M = V/V_g$ in Table 18.6.

Table 18.6 Steady-state DCM current-programmed characteristics of basic converters

| Converter | M | I_{crit} | Stability range when $m_a = 0$ |
|------------|---|--|--------------------------------|
| Buck | $\frac{P_{load} - P}{P_{load}}$ | $\frac{1}{2}(I_c - Mm_a T_s)$ | $0 \leq M < \frac{2}{3}$ |
| Boost | $\frac{P_{load}}{P_{load} - P}$ | $\frac{\left(I_c - \frac{M-1}{M}m_a T_s\right)}{2M}$ | $0 \leq D \leq 1$ |
| Buck-boost | Depends on load characteristic: $P_{load} = P$ | $\frac{\left(I_c - \frac{M}{M-1}m_a T_s\right)}{2(M-1)}$ | $0 \leq D \leq 1$ |

In the discontinuous conduction mode, the inductor current is zero at the beginning and end of each switching period. As a result, the current-programmed controller does not exhibit the type of instability described in Sect. 18.2. The current programmed controllers of DCM boost and buck-boost converters are stable for all duty cycles with no artificial ramp. However, the CPM DCM buck converter exhibits a different type of low-frequency instability when $M > 2/3$ and $m_a = 0$ that arises because the dc output characteristic is nonlinear and can exhibit two equilibrium points when the converter drives a resistive load. The stability range can be extended to $0 \leq D \leq 1$ by addition of an artificial ramp having slope $m_a > 0.086m_2$, or by addition of output voltage feedback.

Small-signal models of DCM CPM converters can be derived by perturbation and linearization of the averaged models of Figs. 18.47 and 18.49. The results are given in Fig. 18.50. Parameters of the small-signal models are listed in Tables 18.7 and 18.8.




Fig. 18.49 Averaged models of current-programmed DCM converters: (a) buck, (b) boost

The CPM DCM small-signal models of Fig. 18.50 are quite similar to the respective small-signal models of DCM duty ratio controlled converters illustrated in Figs. 15.19 and 15.21. The sole differences are the parameter expressions of Tables 18.7 and 18.8. Transfer functions can be determined in a similar manner. In particular, a simple approximate way to determine the low-frequency small-signal transfer functions of the CPM DCM buck, boost, and buck-boost converters is to simply let the inductance L tend to zero in the equivalent circuits of Fig. 18.50. This approximation is justified for frequencies sufficiently less than the converter switching frequency, because in the discontinuous conduction mode the value of L is small, and hence the pole and any RHP zero associated with L occur at frequencies near to or greater than the switching frequency. For all three converters, the equivalent circuit of Fig. 18.51 is obtained.

Figure 18.51 predicts that the control-to-output transfer function $G_{vc}(s)$ is

$$G_{vc}(s) = \left. \frac{\hat{v}}{\hat{i}_c} \right|_{\hat{v}_g=0} = \frac{G_{c0}}{1 + \frac{s}{\omega_p}} \quad (18.196)$$

with

$$G_{c0} = f_2(R||r_2)$$

$$\omega_p = \frac{1}{(R||r_2)C}$$




Fig. 18.50 Small-signal models of DCM CPM converters, derived by perturbation and linearization of Figs. 18.47 and 18.49: (a) buck, (b) boost, (c) buck-boost

The line-to-output transfer function is predicted to be

$$G_{vg}(s) = \left. \frac{\hat{v}}{\hat{v}_g} \right|_{\hat{i}_c=0} = \frac{G_{g0}}{1 + \frac{s}{\omega_p}} \quad (18.197)$$

with

$$G_{g0} = g_2(R \parallel r_2)$$

If desired, more accurate expressions which account for inductor dynamics can be derived by solution of the models of Fig. 18.50.

18.9 Average Current-Mode Control


Average current-mode (ACM) control is another popular current programming technique [177, 178]. A block diagram of an average current-mode controlled converter is shown in Fig. 18.52. A sensed current signal $R_f i$ is compared to a control signal $v_c = R_f i_c$, where R_f is the equivalent

Table 18.7 Current-programmed DCM small-signal equivalent circuit parameters: input port

| Converter | g_1 | f_1 | r_1 |
|------------|--|---------------------|---|
| Buck | $\frac{1}{R} \left(\frac{M^2}{1-M} \right) \frac{\left(1 - \frac{m_a}{m_1}\right)}{\left(1 + \frac{m_a}{m_1}\right)}$ | $2 \frac{I_t}{I_c}$ | $-R \left(\frac{1-M}{M^2} \right) \frac{\left(1 + \frac{m_a}{m_1}\right)}{\left(1 - \frac{m_a}{m_1}\right)}$ |
| Boost | $-\frac{1}{R} \left(\frac{M}{M-1} \right)$ | $2 \frac{I}{I_c}$ | $\frac{R}{M^2 \left(\frac{2-M}{M-1} + \frac{2m_a/m_1}{1+m_a/m_1} \right)}$ |
| Buck-boost | 0 | $2 \frac{I_1}{I_c}$ | $\frac{-R \left(1 + \frac{m_a}{m_1}\right)}{M^2 \left(1 - \frac{m_a}{m_1}\right)}$ |

Table 18.8 Current-programmed DCM small-signal equivalent circuit parameters: output port

| Converter | g_2 | f_2 | r_2 |
|------------|---|---------------------|---|
| Buck | $\frac{1}{R} \left(\frac{M}{1-M} \right) \frac{\left(\frac{m_a}{m_1}(2-M)-M\right)}{\left(1+\frac{m_a}{m_1}\right)}$ | $2 \frac{I}{I_c}$ | $R \frac{(1-M)\left(1+\frac{m_a}{m_1}\right)}{\left(1-2M+\frac{m_a}{m_1}\right)}$ |
| Boost | $\frac{1}{R} \left(\frac{M}{M-1} \right)$ | $2 \frac{I_2}{I_c}$ | $R \left(\frac{M-1}{M} \right)$ |
| Buck-boost | $\frac{2M}{R} \frac{\left(\frac{m_a}{m_1}\right)}{\left(1+\frac{m_a}{m_1}\right)}$ | $2 \frac{I_2}{I_c}$ | R |

**Fig. 18.51** Simplified small-signal model obtained by letting L become zero in Fig. 18.50a,b, or c

current sensing resistance. The error signal is processed by a current loop compensator $G_{ci}(s)$, which generates the control input v_m for a pulse-width modulator. In response, the PWM produces a switch control signal $c(t)$ with duty cycle d proportional to the PWM control input v_m . One may note that the current control loop shown in Fig. 18.52 follows the same basic approach discussed in Chap. 9, except that the control objective is to regulate a converter current instead




Fig. 18.52 Average current-mode controlled converter

of a converter voltage. Since current sensing and current loop compensator often incorporate low-pass filtering functions, the current control loop effectively regulates the average current $\langle i(t) \rangle_{T_s}$. Ideally,

$$\langle i(t) \rangle_{T_s} = \frac{1}{R_f} \langle v_c(t) \rangle_{T_s} \quad (18.198)$$

Average current-mode control finds significant application in PWM rectifiers and inverters; the rectifier application is discussed further in Sect. 21.3.1.

18.9.1 System Model and Transfer Functions

To design the current loop compensator $G_{ci}(s)$, it is convenient to represent the system small-signal model in a block diagram form, as shown in Fig. 18.53. The converter duty-cycle control transfer functions are based on the averaged converter models developed in Chap. 7. For the basic converters, these transfer functions are summarized in Tables 18.3, 18.4, 18.5. Applying the Feedback Theorem to the model in Fig. 18.53 yields an expression for the small-signal closed-loop response of the current \hat{i} ,

$$\hat{i} = \frac{1}{R_f} \frac{T_i}{1 + T_i} \hat{v}_c + G_{ig} \frac{1}{1 + T_i} \hat{v}_g \quad (18.199)$$

where the current loop gain $T_i(s)$ is

$$T_i = R_f G_{ci} \frac{1}{V_M} G_{id} \quad (18.200)$$

The closed-loop control-to-current transfer function is

$$G_{ic}(s) = \left. \frac{\hat{i}}{\hat{v}_c} \right|_{\hat{v}_g=0} = \frac{1}{R_f} \frac{T_i}{1 + T_i} = G_{ic\infty} \frac{T_i}{1 + T_i} \quad (18.201)$$

where $G_{ic\infty} = 1/R_f$ is the ideal closed-loop response of the average current control loop. One may note that the ideal closed-loop response of the average current control loop is identical




Fig. 18.53 Block diagram that models the average current-mode control loop in Fig. 18.52

to the response predicted by the simple model of the current-programmed control discussed in Sect. 18.1. Designing the current loop compensator $G_{ci}(s)$ amounts to shaping the current loop gain T_i to achieve a desired crossover frequency f_{ci} and stability margins, following the approaches discussed in Chap. 9.

Compared to CPM control (peak current mode) discussed in Sects. 18.8–18.8, average current-mode control has several advantages. First, direct control over the average current is required in some applications such as battery chargers, drivers for light emitting diodes, low-harmonic rectifiers, and grid-tied inverters. Furthermore, low-pass filtering associated with current sensing and G_{ci} implies reduced sensitivity to noise and switching disturbances. Stable operation can be achieved at any duty ratio without the need for slope compensation by addition of an artificial ramp. Limiting the current control signal v_c provides a limitation on the average but not the peak current. As a result, just as in duty-cycle controlled converters, additional circuitry is usually required to achieve cycle-by-cycle protection against excessive peak currents during transients or fault conditions in ACM controlled converters.

In many applications, an outer voltage control loop is closed around an ACM controlled converter, as shown in Fig. 18.54. In the outer voltage loop, a sensed output voltage Hv is compared to a reference V_{ref} . The error signal is processed by a voltage loop compensator G_{cv} to produce the control signal v_c , which serves as the reference for the current control loop. A small-signal model of the system in Fig. 18.54 is shown in Fig. 18.55.

Application of the Feedback Theorem to the inner current control loop yields the following expression for the small-signal output voltage as a function of perturbations in v_c and v_g ,

$$\hat{v} = \left(G_{ci} \frac{1}{V_M} G_{vd} \frac{1}{1 + T_i} \right) \hat{v}_c + \left(G_{vg}(s) - \frac{G_{ig}}{G_{id}} G_{vd} \frac{T_i}{1 + T_i} \right) \hat{v}_g \quad (18.202)$$

With the inner current control loop closed, the control-to-output voltage transfer function $G_{vc}(s)$ is given by

$$G_{vc}(s) = \left. \frac{\hat{v}}{\hat{v}_c} \right|_{\hat{v}_g=0} = G_{ci} \frac{1}{V_M} G_{vd} \frac{1}{1 + T_i} = \frac{1}{R_f} \frac{G_{vd}}{G_{id}} \frac{T_i}{1 + T_i} \quad (18.203)$$




Fig. 18.54 Output voltage control loop closed around an average current-mode controlled converter




Fig. 18.55 Block diagram that models the average current-mode controlled converter with an outer voltage control loop as shown in Fig. 18.54

For the purposes of designing the voltage loop compensator, the system block diagram of Fig. 18.55 can now be simplified as shown in Fig. 18.56. The voltage loop compensator design amounts to shaping the voltage loop gain

$$T_v = H G_{cv} G_{vc} \quad (18.204)$$

to achieve a desired crossover frequency and stability margins using the techniques discussed in Chap. 9.

It should be noted that the design of the two-loop system of Fig. 18.56 can be approached in a number of different ways. In the approach described above the inner current loop is designed




Fig. 18.56 Block diagram that models the outer voltage control loop around an average current-mode controlled converter

first, based on the current loop gain T_i . Next, with the inner current loop closed, the control to voltage transfer function $G_{vc}(s)$ is found from Eq. (18.203), and the voltage loop compensator is designed based on the outer voltage loop gain T_v , given by Eq. (18.204). This inner-loop first, outer-loop second design approach is illustrated by an example in the next section.

18.9.2 Design Example: ACM Controlled Boost Converter

An average current-mode controlled boost converter is shown in Fig. 18.57. The current and voltage control loops follow the block diagram of Fig. 18.54: average inductor current is regulated in the inner current control loop, and output voltage is regulated in the outer voltage control loop. The converter operates from $V_g = 170$ V, and delivers $P_{out} = 2$ kW of power at $V = 400$ V. The switching frequency is $f_s = 100$ kHz, the amplitude of the PWM saw-tooth ramp is $V_M = 4$ V, and the equivalent current sensing resistance is $R_f = 0.25$ Ω. The voltage reference is $V_{ref} = 3$ V, and the voltage sensing gain is $H = V_{ref}/V = 0.0075$. In this example, the objectives are to design a current loop compensator G_{ci} to attain a crossover frequency of $f_{ci} = 10$ kHz, or one tenth of the switching frequency, and then to design a voltage loop compensator G_{cv} so that a crossover frequency of $f_{cv} = 1$ kHz is obtained in the outer voltage control loop. Converter losses can be neglected.

At the quiescent dc operating point,



$$D = 1 - \frac{V_g}{V} = 0.575$$

$$I_g = I = \frac{P_{out}}{V_g} = 11.8 \text{ A}$$

$$V_c = R_f I = 2.94 \text{ V}$$

A small-signal model of the ACM controlled boost converter is shown in Fig. 18.58. From Eq. (18.200), the uncompensated current loop gain T_{iu} , with unity gain compensator $G_{ci} = 1$, is

$$T_{iu} = \frac{R_f}{V_M} G_{id}(s) \quad (18.205)$$

**Fig. 18.57** Average current-mode controlled boost converter**Fig. 18.58** Small-signal model of the average current-mode controlled boost converter of Fig. 18.57

where the converter duty-cycle to inductor current transfer function $G_{id}(s)$ is given by

$$G_{id}(s) = \left. \frac{\hat{i}}{\hat{d}} \right|_{\hat{V}_g=0} = G_{id0} \frac{1 + \frac{s}{\omega_{zi}}}{1 + \frac{1}{Q} \frac{s}{\omega_o} + \left(\frac{s}{\omega_o} \right)^2} \quad (18.206)$$




Fig. 18.59 Uncompensated loop gain for the current-mode controlled boost converter of Fig. 18.57

$$G_{id0} = \frac{2V}{D'^2 R} = 55.4 \text{ A} \rightarrow 34.9 \text{ dB A}$$

$$f_{zi} = \frac{1}{\pi RC} = 121 \text{ Hz}$$

$$f_o = \frac{D'}{2\pi\sqrt{LC}} = 745 \text{ Hz}$$

$$Q = D'R\sqrt{\frac{C}{L}} = 12.4 \rightarrow 21.8 \text{ dB}$$

The uncompensated current loop gain is sketched in Fig. 18.59. The low-frequency gain equals

$$T_{iu0} = \frac{R_f}{V_M} G_{id0} = 3.46 \rightarrow 10.8 \text{ dB} \quad (18.207)$$

Around the target crossover frequency $f_{ci} = 10 \text{ kHz}$, the magnitude of T_{iu} rolls off at -20 dB/dec ,

$$\|T_{iu}\| \rightarrow T_{iu0} \frac{\omega_o^2}{\omega_{zi}\omega} = \frac{R_f}{L\omega} \frac{V}{V_M} \quad (18.208)$$

while the corresponding phase response asymptote equals -90° . A simple gain (proportional (P) compensator) would therefore be sufficient to achieve the desired crossover frequency with adequate phase margin. As discussed in Sect. 9.5.2, a lag (PI) compensator offers a way to increase the low-frequency loop gain and to achieve perfect dc regulation of the average inductor current. Furthermore, a pole is typically added in the current loop compensator transfer function in order to attenuate high-frequency switching ripple, and low-pass filter the sensed current signal. A typical ACM current loop compensator transfer function is therefore given by

$$G_{ci}(s) = G_{cm} \frac{1 + \frac{\omega_z}{s}}{1 + \frac{s}{\omega_p}} \quad (18.209)$$

and the compensator response is sketched in Fig. 18.60.




Fig. 18.60 Magnitude and phase responses of the current loop compensator

The compensator zero is placed below the target crossover frequency ($f_z < f_{ci}$), while the pole is placed above the crossover frequency ($f_p > f_{ci}$). Using Eq. (18.208), gain G_{cm} is selected so that the loop gain magnitude equals 1 (0 dB) at the target crossover frequency f_{ci} ,

$$G_{cm} \frac{R_f}{L\omega_{ci}} \frac{V}{V_M} = 1 \quad (18.210)$$

Hence,

$$G_{cm} = \frac{L\omega_{ci}}{R_f} \frac{V_M}{V} = 0.63 \quad (18.211)$$

The phase margin can be found by adding contributions of the pole at zero of the PI compensator (-90°), the quadratic pole and zero in G_{id} (approximately -90°), as well as the compensator zero at f_z and the pole at f_p ,

$$\varphi_m = 180^\circ + \angle T_i(j\omega_{ci}) = 180^\circ - 90^\circ - 90^\circ + \tan^{-1} \left(\frac{f_{ci}}{f_z} \right) - \tan^{-1} \left(\frac{f_{ci}}{f_p} \right) \quad (18.212)$$

A lower f_z contributes to a higher phase margin at the expense of reduced loop gain magnitude at frequencies below f_{ci} . A higher f_p contributes to a higher phase margin at the expense of reduced attenuation of the switching ripple by the compensator. Choosing, somewhat arbitrarily, $f_z = f_{ci}/2.5 = 4$ kHz and $f_p = 2.5f_{ci} = 25$ kHz, results in the phase margin of

$$\varphi_m = 68^\circ - 22^\circ = 46^\circ \quad (18.213)$$

Magnitude and phase responses of the compensated current loop gain are shown in Fig. 18.61, confirming that the compensator in Eq. (18.209) with $G_{cm} = 0.63$, $f_z = 4$ kHz, and $f_p = 25$ kHz meets the design objectives.

The closed-loop control-to-current transfer function G_{ic} found using Eq. (18.201) has magnitude and phase responses shown in Fig. 18.62. At low frequencies, the closed-loop response follows the ideal gain $G_{ic\infty} = 1/R_f$. Given $\varphi_m = 46^\circ$, the closed-loop transfer function exhibits a peaked response at frequencies near the crossover frequency f_{ci} , which is consistent with the discussion in Sect. 9.4.3.




Fig. 18.61 Compensated loop gain for the average current-mode controlled boost converter of Fig. 18.57




Fig. 18.62 Closed-loop control-to-current response in the average current-mode controlled boost converter of Fig. 18.57




Fig. 18.63 Closed-loop control-to-output voltage response in the average current-mode controlled boost converter of Fig. 18.57




Fig. 18.64 Loop gain in the voltage control loop around the average current-mode controlled boost converter of Fig. 18.57

The next step is to design a voltage loop compensator G_{cv} to attain a crossover of f_{cv} in the outer voltage control loop. The design is based on the block diagram of Fig. 18.54, where G_{vc} is the closed-loop control-to-output voltage transfer function found from Eq. (18.203) and shown in Fig. 18.63. At frequencies well below the current loop crossover f_{ci} , G_{vc} can be approximated

as

$$G_{vc} \approx \frac{1}{R_f} \frac{G_{vd}}{G_{id}} = \frac{D'R}{2R_f} \frac{1 - \frac{s}{\omega_{z,RHP}}}{1 + \frac{s}{\omega_{zi}}} \quad (18.214)$$

$$f_{z,RHP} = \frac{D'^2 R}{2\pi L} = 9.2 \text{ kHz}$$

$$f_{zi} = \frac{1}{\pi R C} = 121 \text{ Hz}$$

The magnitude and phase responses of the complete G_{vc} from Eq. (18.203) and the approximate G_{vc} from Eq. (18.214) are shown in Fig. 18.63. In cases when $f_{cv} \ll f_{ci}$, i.e., when the voltage loop is designed conservatively, the design of the voltage loop compensator G_{cv} can be based on the approximate G_{vc} from Eq. (18.214). Since G_{vc} has a dominant pole at f_{zi} and behaves as a single-pole transfer function around the target voltage loop crossover of $f_{cv} = 1 \text{ kHz}$, it is sufficient to consider a simple PI compensator

$$G_{cv}(s) = G_{vm} \left(1 + \frac{\omega_{zv}}{s} \right) \quad (18.215)$$

where G_{vm} can be found from Eq. (18.204) to attain the desired crossover frequency f_{cv} ,

$$G_{vm} = \frac{2\pi f_{cv} CR_f}{D'H} = 16.4 \quad (18.216)$$

and f_{zv} can be selected to achieve a tradeoff between phase margin and the magnitude of T_v at frequencies below f_{cv} . Selecting

$$f_{zv} = \frac{f_{cv}}{3} = 333 \text{ Hz} \quad (18.217)$$

results in the voltage loop phase margin of

$$\varphi_{mv} \approx 180^\circ - 90^\circ - 90^\circ + \tan^{-1} \frac{f_{cv}}{f_{zv}} = 72^\circ \quad (18.218)$$

The resulting voltage loop gain is shown in Fig. 18.64.

The two-step design process illustrated by the example above is relatively simple: the inner current loop is designed first, followed by the voltage loop design. In both loops around ACM controlled converters, simple PI compensators are typically sufficient to achieve desired regulation bandwidths with adequate stability margins. In the ACM controlled boost design example, we followed a conservative approach where the outer voltage loop crossover frequency f_{cv} is set to be well below the current loop crossover frequency f_{ci} . This approach, while commonly applied in practice, is not necessarily the only available option. Depending on application and regulation bandwidth requirements, other approaches can be pursued in two-loop systems.

18.10 Summary of Key Points

1. In current-programmed control, the peak switch current $i_s(t)$ follows the control input $i_c(t)$. This widely used control scheme has the advantage of a simpler control-to-output transfer function. The line-to-output transfer functions of current-programmed buck converters are also reduced.
2. The basic current-programmed controller is unstable when $D > 0.5$, regardless of the converter topology. The controller can be stabilized by addition of an artificial ramp having slope m_a . When $m_a > 0.5m_2$, then the controller is stable for all duty cycles.
3. The behavior of current-programmed converters can be modeled in a simple and intuitive manner by the first-order approximation $\langle i_L(t) \rangle_{T_s} \approx i_c(t)$. The averaged terminal waveforms of the switch network can then be modeled simply by a current source of value i_c , in conjunction with a power sink or power source element. Perturbation and linearization of these elements leads to the small-signal model. Alternatively, the small-signal converter equations derived in Chap. 7 can be adapted to cover the current-programmed mode, using the simple approximation $i_L(t) \approx i_c(t)$.
4. The simple model predicts that one pole is eliminated from the converter line-to-output and control-to-output transfer functions. Current programming does not alter the transfer function zeroes. The dc gains become load-dependent.
5. The more accurate model of Sect. 18.3 correctly accounts for the difference between the average inductor current $\langle i_L(t) \rangle_{T_s}$ and the control input $i_c(t)$. This model predicts the nonzero line-to-output transfer function $G_{vg}(s)$ of the buck converter. The current-programmed controller behavior is modeled by a block diagram, which is appended to the small-signal converter models derived in Chap. 7. Analysis of the resulting multiloop feedback system Sect. 18.4 then leads to the relevant transfer functions derived.
6. The more accurate model predicts that the inductor pole occurs at the crossover frequency f_c of the effective current feedback loop gain $T_i(s)$. The frequency f_c typically occurs in the vicinity of the converter switching frequency f_s . The more accurate model also predicts that the line-to-output transfer function $G_{vg}(s)$ of the buck converter is nulled when $m_a = 0.5m_2$.
7. The more accurate averaged CPM model of Sect. 18.3 can be implemented as a SPICE subcircuit, as shown in Sect. 18.5. The averaged CPM model can then be combined with averaged switch models of Chap. 14 to construct averaged circuit models suitable for SPICE simulations.
8. A converter system incorporating current-programmed control often includes an outer voltage feedback loop, the purpose of which is to regulate the converter output voltage. Since current programming results in simpler control-to-output dynamics, wide-bandwidth output voltage control can usually be obtained without the use of compensator lead networks, as discussed in Sect. 18.6.
9. Current-programmed converters operating in the discontinuous conduction mode are modeled in Sect. 18.8. The averaged transistor waveforms can be modeled by a power sink, while the averaged diode waveforms are modeled by a power source. The power is controlled by $i_c(t)$. Perturbation and linearization of these averaged models, as usual, leads to small-signal equivalent circuits.
10. Neither the simple model of Sect. 18.1, which neglects inductor dynamics, nor the more accurate model of Sect. 18.3, which implies a single-pole response at high frequencies, predicts current-programmed instability or the need for the artificial ramp discussed in

Sect. 18.2. Section 18.7 explains high-frequency dynamics of current-programmed converters using sampled-data modeling techniques. The sampled-data model shows how the control-to-current frequency response exhibits peaking around one half of the switching frequency if the artificial ramp slope m_a is small, ultimately leading to instability for duty cycles greater than 0.5 if no artificial ramp is employed. Addition of artificial ramp leads to stable operation, reduced sensitivity to noise, and frequency responses that are well predicted by the more accurate averaged model of Sect. 18.3.

11. Average current-mode (ACM) control is another popular control technique where an average current is sensed and controlled using a feedback loop around a duty-cycle controlled converter. ACM controllers have improved noise immunity, and exhibit stable operation over wide range of duty cycles as well as relatively simple dynamics. In addition to construction of inner current control loops, ACM controllers are often used in applications that require direct control over the converter average input or output current, such as battery chargers, drivers for light emitting diodes, as well as grid-tied rectifiers and inverters.

PROBLEMS

18.1 A nonideal buck converter operates in the continuous conduction mode, with the values $V_g = 10 \text{ V}$, $f_2 = 100 \text{ kHz}$, $L = 4 \mu\text{H}$, $C = 75 \mu\text{F}$, and $R = 0.25 \Omega$. The desired full-load output is 5 V at 20 A. The power stage contains the following loss elements: MOSFET on-resistance $R_{on} = 0.1 \Omega$, Schottky diode forward voltage drop $V_D = 0.5 \text{ V}$, inductor winding resistance $R_L = 0.03 \Omega$.

- (a) Steady-state analysis: determine the converter steady-state duty cycle D , the inductor current ripple slopes m_1 and m_2 , and the dimensionless parameter $K = 2L/RT_s$.
- (b) Determine the small-signal equations for this converter, for duty-cycle control.

A current-programmed controller is now implemented for this converter. An artificial ramp is used, having a fixed slope $M_a = 0.5M_2$, where M_2 is the steady-state slope m_2 obtained with an output of 5 V at 20 A.

- (c) Over what range of D is the current-programmed controller stable? Is it stable at rated output?

Note that the nonidealities affect the stability boundary.

- (d) Determine the control-to-output transfer function $G_{vc}(s)$, using the simple approximation $\langle i_L(t) \rangle_{T_s} \approx i_c(t)$. Give analytical expressions for the corner frequency and dc gain. Sketch the Bode plot of $G_{vc}(s)$.

18.2 Use the averaged switch modeling approach to model the CCM boost converter with current-programmed control:

- (a) Define the switch network terminal quantities as in Fig. 14.13a. With the assumption that $\langle i_L(t) \rangle_{T_s} \approx i_c(t)$, determine expressions for the average values of the switch network terminal waveforms, and hence derive the equivalent circuit of Fig. 18.9a.
- (b) Perturb and linearize your model of part (a), to obtain the equivalent circuit of Fig. 18.13.
- (c) Solve your model of part (b), to derive expressions for the control-to-output transfer function $G_{vc}(s)$ and the line-to-output transfer function $G_{vg}(s)$. Express your results in standard normalized form, and give analytical expressions for the corner frequencies and dc gains.

- 18.3** Use the averaged switch modeling approach to model the CCM Ćuk converter with current-programmed control. A Ćuk converter is diagrammed in Fig. 2.20.
- It is desired to model the switch network with an i_c current source and a dependent power source or sink, using the approach of Sect. 18.1.2. How should the switch network terminal voltages and currents be defined?
 - Sketch the switch network terminal voltage and current waveforms. With the assumption that $\langle i_1(t) \rangle_{T_s} - \langle i_2(t) \rangle_{T_s} \approx i_c(t)$ (where i_1 and i_2 are the inductor currents defined in Fig. 2.20), determine expressions for the average values of the switch network terminal waveforms, and hence derive an equivalent circuit similar to the equivalent circuits of Fig. 18.9.
 - Perturb and linearize your model of part (b), to obtain a small-signal equivalent circuit similar to the model of Fig. 18.10. It is not necessary to solve your model.
- 18.4** The full-bridge converter of Fig. 6.20a operates with $V_g = 320$ V, and supplies 1000 W to a 42 V resistive load. Losses can be neglected, the duty cycle is 0.7, and the switching period T_s defined in Fig. 6.21 is 10 µsec. $L = 50\text{ }\mu\text{H}$ and $C = 100\text{ }\mu\text{F}$. A current-programmed controller is employed, whose waveforms are referred to the secondary side of the transformer. In the following calculations, you may neglect the transformer magnetizing current.
- What is the minimum artificial ramp slope m_a that will stabilize the controller at the given operating point? Express your result in terms of m_2 .
 - An artificial ramp having the slope $m_a = m_2$ is employed. Sketch the Bode plot of the current loop gain $T_i(s)$, and label numerical values of the corner frequencies and dc gains. It is not necessary to re-derive the analytical expression for T_i . Determine the crossover frequency f_c .
 - For $m_a = m_2$, sketch the Bode plots of the control-to-output transfer function $G_{vc}(s)$ and line-to-output transfer function $G_{vg}(s)$, and label numerical values of the corner frequencies and dc gains. It is not necessary to re-derive analytical expressions for these transfer functions.
- 18.5** In a CCM current-programmed buck converter, it is desired to minimize the line-to-output transfer function $G_{vg}(s)$ via the choice $m_a = 0.5m_2$. However, because of component tolerances, the value of inductance L can vary by $\pm 10\%$ from its nominal value of $100\text{ }\mu\text{H}$. Hence, m_a is fixed in value while m_2 varies, and $m_a = 0.5m_2$ is obtained only at the nominal value of L . The switching frequency is 100 kHz, the output voltage is 15 V, the load current varies over the range 2 to 4 A, and the input voltage varies over the range 22 to 32 V. You may neglect losses. Determine the worst-case (maximum) value of the line-to-output dc gain $G_{vg}(0)$.
- 18.6** The nonideal flyback converter of Fig. 7.19 employs current-programmed control, with artificial ramp having slope m_a . MOSFET Q_1 exhibits on-resistance R_{on} . All current-programmed controller waveforms are referred to the transformer primary side.
- Derive a block diagram which models the current-programmed controller, of form similar to Fig. 18.24. Give analytical expressions for the gains in your block diagram.
 - Combine your result of part (a) with the converter small-signal model. Derive a new expression for the control-to-output transfer function $G_{vc}(s)$.
- 18.7** A buck converter operates with current-programmed control. The element values are

$$\begin{array}{ll} V_g = 120 \text{ V} & D = 0.6 \\ R = 10 \Omega & f_s = 100 \text{ kHz} \\ L = 550 \mu\text{H} & C = 100 \mu\text{F} \end{array}$$

An artificial ramp is employed, having slope 0.15 A/μsec.

- (a) Construct the magnitude and phase asymptotes of the control-to-output transfer function $G_{vd}(s)$ for duty-cycle control. On the same plot, construct the magnitude and phase asymptotes of the control-to-output transfer function $G_{vc}(s)$ for current-programmed control. Compare.
- (b) Construct the magnitude asymptotes of the line-to-output transfer function $G_{vg}(s)$ for duty-cycle control. On the same plot, construct the magnitude asymptotes of the line-to-output transfer function $G_{vg-cpm}(s)$ for current-programmed control. Compare.

18.8 A buck-boost converter operates in the discontinuous conduction mode. Its current-programmed controller has no compensating artificial ramp: $m_a = 0$.

- (a) Derive an expression for the control-to-output transfer function $G_{vc}(s)$, using the approximation $L \approx 0$. Give analytical expressions for the corner frequency and dc gain.
- (b) Repeat part (a), with the inductor included. Show that, provided the inductor is sufficiently small, then the inductor merely adds a high-frequency pole and zero to $G_{vc}(s)$, and the low-frequency pole derived in part (a) is essentially unchanged.
- (c) At the CCM-DCM boundary, what is the minimum value of the RHP zero frequency?

18.9 A current-programmed boost converter interfaces a 3 V battery to a small portable 5 V load. The converter operates in the discontinuous conduction mode, with constant transistor on-time t_{on} and variable off-time; the switching frequency can therefore vary and is used as the control variable. There is no artificial ramp, and the peak transistor current i_c is equal to a fixed value I_c ; in practice, I_c is chosen to minimize the total loss.

- (a) Sketch the transistor and diode voltage and current waveforms. Determine expressions for the waveform average values, and hence derive a large-signal averaged equivalent circuit for this converter.
- (b) Perturb and linearize your model of part (a), to obtain a small-signal equivalent circuit. Note that the switching frequency f_s should be perturbed.
- (c) Solve your model of part (b), to derive an expression for the low-frequency control-to-output transfer function $G_{vf}(s) = \hat{v}(s)/\hat{f}_s(s)$. Express your results in standard normalized form, and give analytical expressions for the corner frequencies and dc gains.

You may assume that L is small.

18.10 A current-programmed boost converter is employed in a low-harmonic rectifier system, in which the input voltage is a rectified sinusoid: $v_g(t) = V_M |\sin(\omega t)|$. The dc output voltage is $v(t) = V > V_M$. The capacitance C is large, such that the output voltage contains negligible ac variations. It is desired to control the converter such that the input current $i_g(t)$ is proportional to $v_g(t)$: $i_g(t) = v_g(t)/R_e$, where R_e is a constant, called the “emulated resistance.” The averaged boost converter model of Fig. 18.9a suggests that this can be accomplished by simply letting $i_c(t)$ be proportional to $v_g(t)$, according to $i_c(t) = v_g(t)/R_e$. You may make the simplifying assumption that the converter always operates in the continuous conduction mode.

- (a) Solve the model of Fig. 18.9a, subject to the assumptions listed above, to determine the power $\langle p(t) \rangle_{T_s}$. Find the average value of $\langle p(t) \rangle_{T_s}$, averaged over one cycle of the ac input $v_g(t)$.

- (b) An artificial ramp is necessary to stabilize the current-programmed controller at some operating points. What is the minimum value of m_a that ensures stability at all operating points along the input rectified sinusoid? Express your result as a function of V and L . Show your work.
- (c) The artificial ramp and inductor current ripple cause the average input current to differ from $i_c(t)$. Derive an algebraic expression for $\langle i_g(t) \rangle_{T_s}$, as a function of $i_c(t)$ and other quantities such as m_a , $v_g(t)$, V , L , and T_s . For this part, you may assume that the inductor dynamics are negligible. Show your work.
- (d) Substitute $v_g(t) = V_M |\sin(\omega t)|$ and $i_c(t) = v_g(t)/R_e$, into your result of part (c), to determine an expression for $i_g(t)$. How does $i_g(t)$ differ from a rectified sinusoid?

- 18.11** Figure 18.65 shows a buck converter with a charge controller [179]. Operation of the charge controller is similar to operation of the current-programmed controller. At the beginning of each switching period, at time $t = 0$, a short clock pulse sets the SR latch. The logic high signal at the Q output of the latch turns the power MOSFET on. At the same time, the logic low signal at the \bar{Q} output of the latch turns the switch S_s off. Current $K_s i_s$ proportional to the power MOSFET current charges the capacitor C_s . At $t = dT_s$, the capacitor voltage $v_q(t)$ reaches the control input voltage $R_f i_c$, the comparator output goes high and resets the latch. The logic low signal at the Q output of the latch turns the power MOSFET off. At the same time, the logic high signal at the \bar{Q} output of the latch turns the switch S_s on, which quickly discharges the capacitor C_s to zero.




Fig. 18.65 Buck converter with charge controller, Problem 18.11

In this problem, the converter and controller parameters are: $V_g = 24 \text{ V}$, $f_s = 1/T_s = 100 \text{ kHz}$, $L = 60 \mu\text{H}$, $C = 100 \mu\text{F}$, $R = 3 \Omega$, $K_s T_s / C_s = R_f = 1 \Omega$. You can assume that the converter operates in continuous conduction mode.

- (a) Find expressions for the average values of the switch network terminal waveforms, and hence derive a large-signal averaged switch model of the buck switch network with charge control. The control input to the model is the control current i_c . The averaged switch model should consist of a current source and a power source. The switch duty cycle d should not appear in the model.
- (b) Using the averaged switch model derived in part (a), find an expression for the quiescent output voltage V as a function of V_g , I_c , and R . Given $I_c = 2 \text{ A}$, find numerical values for V , I_1 , I_2 , and the duty cycle D . For this quiescent operating point, sketch the waveforms $i_1(t)$, $i_2(t)$, and $v_q(t)$ during one switching period.
- (c) Perturb and linearize the averaged switch model from part (a) to derive a small-signal averaged switch model for the buck switch network with charge control. Find analytical expressions for all parameter values in terms of the converter parameters and the quiescent operating conditions. Sketch the complete small-signal model of the buck converter with the charge controller.
- (d) Solve the model obtained in part (c) to find the control-to-output transfer function $G_{vc}(s) = \hat{v}/\hat{i}_c$. At the quiescent operating point found in part (b), construct the Bode plot for the magnitude of G_{vc} and label all salient features of the magnitude response.
- (e) Comment on advantages charge control may have compared to duty-cycle control or current-programmed control.

- 18.12** Figure 18.66 shows a buck converter with a one-cycle controller [180]. Operation of the one-cycle controller is similar to operation of the current-programmed controller. At the beginning of each switching period, at time $t = 0$, a short clock pulse sets the SR latch. The logic high signal at the Q output of the latch turns the power MOSFET on. At the same time, the logic low signal at the \bar{Q} output of the latch turns the switch S_s off. Current $G_s v_2(t)$ proportional to the voltage $v_2(t)$ charges the capacitor C_s . At $t = dT_s$, the capacitor voltage $v_s(t)$ reaches the control input voltage v_c , the comparator output goes high and resets the latch. The logic low signal at the Q output of the latch turns the power MOSFET off. At the same time, the logic high signal at the \bar{Q} output of the latch turns the switch S_s on, which quickly discharges the capacitor C_s to zero.

In this problem, the converter and controller parameters are: $V_g = 24 \text{ V}$, $f_s = 1/T_s = 100 \text{ kHz}$, $L = 60 \mu\text{H}$, $C = 100 \mu\text{F}$, $R = 3 \Omega$, $G_s T_s / C_s = 1$. You can assume that the converter operates in the continuous conduction mode.

- (a) Find expressions for the average values of the switch network terminal waveforms, and hence derive a large-signal averaged switch model of the buck switch network with one-cycle control. The control input to the model is the control voltage v_c . The switch duty cycle d should not appear in the model.
- (b) Using the averaged switch model derived in part (a), find an expression for the quiescent output voltage V as a function of V_c . Given $V_c = 10 \text{ V}$, find the numerical values for V , I_1 , I_2 , and the duty cycle D . For this quiescent operating point, sketch the waveforms $i_1(t)$, $i_2(t)$, and $v_s(t)$ during one switching period.




Fig. 18.66 Buck converter with one-cycle controller, Problem 18.12

- (c) Perturb and linearize the averaged switch model from part (a) to derive a small-signal averaged switch model for the buck switch network with one-cycle control. Find analytical expressions for all parameter values in terms of the converter parameters and the quiescent operating conditions. Sketch the complete small-signal model of the buck converter with the one-cycle controller.
- (d) Solve the model obtained in part (c) to find the control-to-output transfer function $G_{vc}(s) = \hat{v}/\hat{v}_c$, and the line-to-output transfer function $G_{vg}(s) = \hat{v}/\hat{v}_g$. For the quiescent operating point found in part (b), sketch the magnitude Bode plots of these transfer functions, and label all salient features.
- (e) Comment on advantages one-cycle control may have compared to duty-cycle control.



Digital Control of Switched-Mode Power Converters

Digital control methods and digital controllers based on general-purpose or dedicated microcontrollers, digital signal processors (DSP's), or programmable logic devices have been widely adopted in power electronics applications at relatively high-power levels, including motor drives or grid-tied three-phase inverters and rectifiers. In these applications, digital control offers clear technical and economic advantages in addressing complex control, management, and monitoring tasks. Digital control is also applicable to ubiquitous low-to-medium power switched-mode power conversion applications such as point-of-load (POL) regulators, non-isolated and isolated dc–dc converters, single-phase power factor correction (PFC) rectifiers and inverters, etc. In these applications, switching frequencies are typically in the range from hundreds of kilohertz to multiple megahertz, and much faster dynamic responses are required. The controller cost and the controller power consumption can easily present significant portions of the system cost and power dissipation. In many applications, control challenges have been successfully met by continuous advances of readily available analog controllers, using analysis, modeling, and design techniques discussed in other chapters of this book. More recently, practical digital control of high-frequency switched-mode power converters has moved from proof-of-concept laboratory demonstrations [181–189], to digital PWM controller (DPWM) chips commercially available from multiple vendors. A number of mixed-signal DPWM controller architectures and implementation strategies have been investigated and realized in practice. For example, many standard microcontrollers or DSP chips are now available, featuring multiple PWM and analog-to-digital (A/D) conversion channels, allowing software-based control and power management functions. High-performance digital control loops can also be realized using digital logic implemented in field-programmable gate array (FPGA) chips or specialized integrated circuits, together with custom DPWM and A/D blocks, while programmability, power management, and system interface functions are delegated to embedded microcontrollers.

In addition to taking advantage of continuous and rapid advances in digital controller realizations, digital control techniques have opened opportunities for advances in high-frequency switched-mode power conversion applications. Advantages of digital control include programmability of parameters and flexibility in applications. Furthermore, practical realizations of more advanced techniques have been demonstrated, including approaches leading to improved dynamic responses [190–201], system identification [202–205], auto-tuning and adaptive control methods [206–214], as well as efficiency optimization and power management functions [215–222].




Fig. 19.1 Digitally controlled switched-mode power converter

The purpose of this chapter is to provide an introduction to analysis, modeling, and design of digital control for high-frequency switched-mode power converters. Figure 19.1 shows a digitally controlled converter, using the synchronous buck converter as an example. The objectives are to develop understanding of the operation of the digital PWM control loop, including the effects of delays and quantization, to model the loop dynamics, and to enable the reader to design high-performance digital control loops. It is assumed that the reader has mastery of the materials in the preceding chapters, especially Chaps. 7–9, but no background in discrete-time or digital control is assumed. Signal propagation and functional blocks in the digital control loop are discussed in Sect. 19.1. Section 19.2 presents an introduction to discrete-time systems. Discrete-time compensator design is presented in Sect. 19.3, while Sect. 19.4 gives an introduction to digital controller implementation techniques. A more detailed treatment of the subject of digital control of high-frequency switched-mode power converters can be found in [223].

19.1 Digital Control Loop

In the digitally controlled switching converter of Fig. 19.1, the output voltage is measured using a sensor with gain $H(s)$. The transfer function $H(s)$ may include scaling and analog filtering of the output voltage. As in the conventional analog control loop, the sensor output signal is compared with a reference voltage v_{ref} to obtain the error signal $v_e(t)$. The error signal is sampled in time and quantized in amplitude by an analog-to-digital (A/D) converter. The A/D sampling usually occurs at a constant rate, which is called the sampling frequency $f_{sampling} = 1/T_{sampling}$. Then the A/D output $v_e[n]$ is a digital word that represents the analog error signal v_e at time $t = nT_{sampling}$. The A/D sampling frequency is in general synchronized with the switching frequency f_s , $f_{sampling} = kf_s$, where k is a positive integer. In practice, a common choice is to select the sampling period to be equal to the switching period: $k = 1$,

$$T_{sampling} = T_s \quad (19.1)$$

Based on the discretized error signals $v_e[n]$, the digital compensator G_{cd} updates the duty-cycle command signal $v_c[n]$ at the input of the digital pulse-width modulator (DPWM). Finally, given $v_c[n]$, the DPWM outputs a switch control signal $c(t)$ with duty cycle $d[n]$ proportional to the duty-cycle command $v_c[n]$. The digital control loop is conceptually very similar to the standard analog voltage-mode control loop discussed in Sect. 9.1, but with two significant differences due to (1) quantization in amplitude, and (2) sampling, *i.e.*, quantization in time.

19.1.1 A/D and DPWM Quantization

In the control loop illustrated in Fig. 19.1, the digital signals $v_e[n]$ and $v_c[n]$ are represented by digital variables having a finite number of bits. Practical A/D converters produce digital outputs having a limited number of bits such as 12 or 14. Digital pulse-width modulators similarly are limited in their resolution. This section introduces the quantization characteristics of the A/D converter and of the digital pulse-width modulator.

Analog-to-Digital Conversion

In addition to sampling in time, the A/D converter performs quantization in amplitude. Figure 19.2a shows the quantization characteristic $Q_{A/D}$ of a standard A/D converter operating over an analog input voltage range from 0 to a full-scale voltage V_{FS} . The sensed analog signal Hv is quantized to an $n_{A/D}$ -bit digital word. The least significant bit (LSB) value of this quantized signal is

$$q_{A/D} = \frac{V_{FS}}{2^{n_{A/D}}} \quad (19.2)$$

where $n_{A/D}$ is the A/D resolution in bits. The example in Fig. 19.2a is shown for $n_{A/D} = 3$. The A/D-converted sensed analog signal is digitally subtracted from the reference voltage v_{ref} to obtain the digital error signal $v_e[n]$. As an alternative, the A/D quantization can be viewed as shown in Fig. 19.2b, where the quantization characteristic is centered around zero. Either way, analog voltages within a zero-error bin of width $q_{A/D}$ produce a zero digital error signal $v_e[n] = 0$, which implies that the LSB resolution $q_{A/D}$ determines how well the output voltage can be regulated by the digital control loop.

As an example, suppose that $H = 1$, and that it is desired to regulate the output dc voltage V within $\pm 0.25\%$ of $V_{ref} = 1$ V, *i.e.*, within ± 2.5 mV. The LSB resolution must therefore meet the condition $q_{A/D} < 5$ mV. Equation (19.2) implies that the required A/D resolution in bits is

$$n_{A/D} > \log_2 \left(\frac{V_{FS}}{q_{A/D}} \right) \quad (19.3)$$

Suppose $V_{FS} = 2$ V, which is a typical full-scale voltage value for standard A/D converters. Then an A/D resolution of at least $n_{A/D} = 9$ bits is required to meet the dc voltage regulation specification. When the quantization is centered around zero, as shown in Fig. 19.2b, the same LSB resolution can be achieved but the voltage conversion range can be reduced, thus effectively reducing the number of bits required to represent $v_e[n]$. Such “window” A/D converters have been described in [181, 182, 184, 193].

Digital Pulse-Width Modulation

Digital pulse-width modulation, illustrated in Fig. 19.3a, follows the same principles as the standard analog PWM described in Sect. 7.3, Fig. 7.30. The duty-cycle command signal $v_c[n]$ is




Fig. 19.2 A/D quantization characteristic over (a) $0 - V_{FS}$ voltage range, and (b) centered around zero error

compared with a digital saw-tooth ramp, so that the duty cycle $d[n]$ of the output control signal $c(t)$ is proportional to $v_c[n]$. As shown in Fig. 19.3a, the time resolution of the $c(t)$ pulse is $q_{DPWM} T_s$ where

$$q_{DPWM} = \frac{1}{2^{n_{DPWM}}} \quad (19.4)$$

and n_{DPWM} is the DPWM resolution in bits. In the example shown in Fig. 19.3, $n_{DPWM} = 3$.




Fig. 19.3 Digital pulse-width modulator: (a) time-quantization of the gate-drive signal $c(t)$ and (b) quantization characteristic

In Fig. 19.3a it is assumed that the amplitude of the digital saw-tooth ramp is $1 - 2^{-n_{DPWM}}$ which corresponds to the equivalent DPWM gain equal to 1 V^{-1} , i.e., $V_M = 1 \text{ V}$. The resulting DPWM quantization characteristic is shown in Fig. 19.3b.

In a standard DPWM implementation, the digital saw-tooth ramp is generated simply by a digital counter driven by a digital clock with frequency f_{clk} . The DPWM timing resolution is then determined by the clock period $T_{clk} = 1/f_{clk}$,

$$q_{DPWM} T_s = T_{clk} \quad (19.5)$$

The duty-cycle resolution determines how precisely the converter output voltage can be positioned. For example, in a buck converter of Fig. 19.1, the dc output voltage is $V = DV_g$. Given the duty-cycle quantization, the output voltage positioning resolution is therefore

$$\Delta V = q_{DPWM} V_g \quad (19.6)$$

or,

$$\frac{\Delta V}{V} = q_{DPWM} \frac{V_g}{V} = \frac{1}{2^{n_{DPWM}}} \frac{1}{M} \quad (19.7)$$

Suppose that it is desired to position the output voltage within 0.1% in a converter with $M = V/V_g = 0.2$. Equation (19.7) implies that a 13-bit DPWM is required to meet the voltage positioning specification, while Eq. (19.5) implies that a standard DPWM implementation would require a clock frequency

$$f_{clk} = 2^{n_{DPWM}} f_s = 8192 f_s \quad (19.8)$$

If, for example, $f_s = 1 \text{ MHz}$, the required time resolution is 122 ps, and the required clock frequency is $f_{clk} = 8.192 \text{ GHz}$. Equation (19.8) illustrates one of the practical challenges in implementation of digital PWM controllers for high-frequency switched-mode power converters: the high switching frequency and the need for high DPWM resolution require high system clock frequency. This problem has been addressed using alternative DPWM implementation techniques, resulting in practical high-frequency, high-resolution DPWM realizations [181, 182, 184, 185, 188, 224–234].

Ideal Quantization Characteristics

The A/D and the DPWM quantization characteristics are highly nonlinear, which has implications on the stability and operation of the digitally controlled converter. Until we return to the A/D and the DPWM quantization effects in Sect. 19.4.2, we will assume that high-resolution A/D and DPWM units are available so that quantization-induced nonlinearities in the digital control loop can be neglected:

$$\begin{aligned} v_e[n] &= Q_{A/D}(v_e(nT_s)) \approx v_e(nT_s) \\ d[n] &\approx \frac{v_c[n]}{V_M} = \frac{v_c[n]}{1 \text{ V}} \end{aligned} \quad (19.9)$$

For the DPWM, a common assumption is that $V_M = 1 \text{ V}$. The ideal (very high resolution) quantization characteristics in Eq. (19.9) imply that the A/D converter and the DPWM blocks can be modeled simply as unity gain blocks, $v_e[n]/v_e(nT_s) = 1$, $d[n]/v_c[n] = 1 \text{ V}^{-1}$.




Fig. 19.4 Operating waveforms in a digitally controlled switched-mode power converter

19.1.2 Sampling and Delays in the Control Loop

Figure 19.4 illustrates steady-state and transient operation of a digitally controlled converter where Eq. (19.1) is satisfied, so that the A/D sampling rate equals the switching frequency. Ideally, the digital sample $v_e[n]$ of the error signal equals the value of the analog error signal $v_e(t)$ at time nT_s , $v_e[n] = v_e(nT_s)$. The quantity controlled by the digital feedback loop is the sampled value $v_e[n]$ of the analog error signal $v_e(t)$. Assuming a well-designed feedback loop with very large dc loop gain, the steady-state error is driven to zero, as shown in Fig. 19.4a:

$$v_e[n] \rightarrow 0 \quad (19.10)$$

In equilibrium, the dc value V_e of the analog error signal may not be equal to zero. The dc regulation error in the digitally controlled loop is a result of the fact that the error signal $v_e(t)$ includes switching ripple so that the sample $v_e[n]$ is not necessarily equal to the dc value V_e . The digitally controlled converter is a sampled-data system. With A/D sampling equal to the switching frequency, the dc error in equilibrium can be interpreted as aliasing of the switching ripple components to dc. The error is no larger than the amplitude of the ripple. A practical implication is that sampling should be performed away from points in time when the sampled

analog signal may include large noise caused by switching transitions, such as immediately after switching events. Aliasing errors can be reduced by including an “anti-aliasing” analog low-pass filter before the A/D converter, or by sampling the analog signal at a rate higher than the switching frequency and performing the anti-aliasing filtering digitally.

More generally, it should be understood that A/D sampling at f_s aliases any frequency components of the analog signal beyond the Nyquist rate $f_s/2$ back to frequencies below $f_s/2$ [235]. Therefore, when we discuss frequency responses of the discrete-time compensator G_{cd} , we will restrict our attention to frequencies up to the Nyquist frequency $f_s/2$.

Let us now consider propagation of the signals through the digital control loop. Since the A/D conversion is not instantaneous, the digital signal $v_e[n]$ is available to the digital controller after a certain time interval commonly referred to as A/D conversion time. Given the updated $v_e[n]$, the discrete-time compensator G_{cd} computes an update to the digital duty-cycle command signal $v_c[n]$ at the input of the digital pulse-width modulator (DPWM). Combined, the A/D conversion time plus the time it takes to compute $v_c[n]$, equal a controller time delay t_{ctrl} shown in Fig. 19.4. The duty-cycle command $v_c[n]$ is held constant through the switching period, as shown in Fig. 19.4b. In response, the digital pulse-width modulator outputs a control pulse $c(t)$ shown in Fig. 19.4c with duty cycle $d[n]$, where $d[n] = v_c[n]/V_M = v_c[n]$, assuming $V_M = 1$ V. The difference $\hat{c}(t)$ between the modulated and the steady-state pulse at the DPWM output is shown in Fig. 19.4d. Note that the response $\hat{c}(t)$ occurs with delay DT_s after the time $v_c[n]$ is updated, which is a result of the sampling process associated with pulse-width modulation, as discussed in Sect. 15.5.

It is important to note that there are *two* sampling processes in the digital control loop of Fig. 19.1: sampling by the A/D converter and sampling by the pulse-width modulator. The time between the two sampling events represents the delay in the digital control loop,

$$t_d = t_{ctrl} + t_{mod} = t_{ctrl} + DT_s \quad (19.11)$$

The control loop delay in Eq. (19.11) includes two components: the time t_{ctrl} required to perform A/D conversion and the time required by the digital compensator to compute an update of the signal $v_c[n]$ at the DPWM inputs, and the modulator delay $t_{mod} = DT_s$ associated with the trailing-edge digital pulse-width modulator. Other DPWM types, such as leading-edge or dual-edge DPWM offer different modulator delays, as summarized in Table 19.1 [223]. These results are consistent with the analysis presented in [68].

Table 19.1 Delays in regularly sampled pulse-width modulators

| PWM | Modulator delay t_{mod} |
|---------------|---------------------------|
| Trailing-edge | DT_s |
| Leading-edge | $(1 - D)T_s$ |
| Dual-edge | $T_s/2$ |

In the frequency domain, the effect of the delay t_d in the digital control loop can be modeled by applying the Laplace transform to a signal delayed by t_d , as follows:

$$\mathcal{L}\{x(t - t_d)\} = \int_{t \rightarrow -\infty}^{t \rightarrow +\infty} x(t - t_d) e^{-st} dt = \int_{\tau \rightarrow -\infty}^{\tau \rightarrow +\infty} x(\tau) e^{-s(\tau+t_d)} d\tau = e^{-std} x(s) \quad (19.12)$$

It follows that the Laplace-transform frequency-domain model of the delay t_d is given by

$$G_{\text{delay}}(s) = e^{-std} \quad (19.13)$$

with magnitude response $\|G_{\text{delay}}(j\omega)\| = 1$, and phase response given by

$$\angle G_{\text{delay}}(j\omega) = -\omega t_d \quad (19.14)$$

The phase lag of Eq. (19.14) can be significant, and should be taken into account in the design of the discrete-time compensator. This issue is discussed further in Sect. 19.3.

19.2 Introduction to Discrete-Time Systems

The purpose of this section is to present a brief introduction to discrete-time system analysis and modeling techniques. The techniques presented in this section enable design of the discrete-time compensator $G_{cd}(z)$ in the digitally controlled converter of Fig. 19.1.

19.2.1 Integration in Continuous Time and in Discrete Time

A standard analog control loop around a switching converter is shown in Fig. 7.1. The continuous-time compensator $G_c(s)$ can be designed based on the frequency-domain techniques discussed in Chap. 9. Consider a simple integral compensator,

$$G_c(s) = \frac{v_c(s)}{v_e(s)} = \frac{\omega_o}{s} \quad (19.15)$$

where v_e is the error signal and v_c is the signal applied to the input of the pulse-width modulator. The continuous-time, s -domain transfer function $G_c(s)$ has a pole at $s = 0$. In the time domain, the output $v_c(t)$ of the compensator is an integral of the input $v_e(t)$,

$$v_c(t) = v_c(0) + \omega_o \int_0^t v_e(\tau) d\tau \quad (19.16)$$

where $v_c(0)$ is the initial condition at $t = 0$. Figure 19.5 illustrates an example of waveforms $v_c(t)$ and $v_e(t)$. In this example, $v_e(t)$ is a sinusoidal waveform at frequency $f_s/10$, where $f_s = 1/T_s$ is the sampling frequency. Let us now consider how to realize the integral compensator in the digital controller shown in Fig. 19.1, *i.e.*, how to compute the samples $v_c[n]$ at the discrete-time compensator output given the discrete-time samples $v_e[n] = v_e(nT_s)$ at the compensator input. First, note that the continuous-time integration in Eq. (19.16) can be written as:




Fig. 19.5 Continuous-time and discrete-time integration

$$v_c(t) = v_c(t - T_s) + \omega_o \int_{t-T_s}^t v_e(\tau) d\tau. \quad (19.17)$$

To reproduce Eq. (19.17) exactly, the discrete-time compensator should perform the following calculation:

$$v_c(nT_s) = v_c[n] = v_c[n-1] + \omega_o \int_{(n-1)T_s}^{nT_s} v_e(\tau) d\tau \quad (19.18)$$

where the integral over the interval $(n-1)T_s$ to nT_s represents the area under the waveform $v_e(t)$ over the sampling interval T_s between $t = (n-1)T_s$ and $t = nT_s$. However, since values of $v_e(t)$ are only available at discrete-times, the exact reproduction of the continuous-time integration in Eq. (19.18) is not feasible. Instead, one must perform the integration approximately, using only the available discrete-time samples of v_e . One approach, based on a trapezoidal approximation to the area under the waveform v_e over a sampling period T_s , is illustrated in Fig. 19.5:

$$v_c[n] = v_c[n-1] + \omega_o T_s \frac{v_e[n] + v_e[n-1]}{2} \quad (19.19)$$

The computation of $v_c[n]$ in Eq. (19.19) is relatively simple, requiring only an addition of $v_e[n-1]$ and $v_e[n]$, a multiplication by a constant, and an addition of the product and the previously computed $v_c[n-1]$. It is clear that Eq. (19.19) can easily be implemented in digital logic hardware or as simple lines of code in software. Figure 19.5 shows how the samples $v_c[n]$ obtained by the approximate discrete-time integration in Eq. (19.19) are close to, but not exactly equal to the samples $v_c(nT_s)$ of the analog integrator output signal $v_c(t)$. For a given $v_e(t)$, increase of the sampling frequency causes the differences between the samples $v_c(nT_s)$ of the analog, continuous-time integration in Eq. (19.17) and the discrete-time integrator outputs $v_c[n]$ in Eq. (19.19) to diminish.

The trapezoidal approximation leading to Eq. (19.19) is not the only possible way to approximate continuous-time integration in discrete-time. The backward Euler approximation is given by:

$$v_c[n] = v_c[n - 1] + \omega_o T_s v_e[n - 1] \quad (19.20)$$

The forward Euler approximation is

$$v_c[n] = v_c[n - 1] + \omega_o T_s v_e[n]. \quad (19.21)$$

All three approximations find application; generally the trapezoidal approximation is more accurate.

19.2.2 z -Transform and Frequency Responses of Discrete-Time Systems

Equations (19.19), (19.20), and (19.21) define three discrete-time integral compensators in the time domain. In the previous chapters, we have extensively relied on the continuous-time Laplace transform, s -domain transfer functions, as well as on frequency responses and frequency-domain analysis, modeling and design techniques. It is of interest to introduce the corresponding transforms and frequency-domain techniques developed for discrete-time systems [176]. The introduction here is intended to be very brief and at a basic level, but sufficient to enable the reader to undertake digital controller designs based on the standard analog, continuous-time background provided in the previous chapters.

In discrete-time systems, the \mathcal{Z} -transform plays the role the Laplace transform has in continuous-time circuits and systems. Given a discrete-time signal $x[n]$, the \mathcal{Z} -transform is defined as

$$\mathcal{Z}\{x[n]\} = x(z) = \sum_{n=-\infty}^{n \rightarrow +\infty} x[n] z^{-n} \quad (19.22)$$

Just like the Laplace transform, the \mathcal{Z} -transform is linear:

$$\mathcal{Z}\{ax[n] + by[n]\} = a\mathcal{Z}\{x[n]\} + b\mathcal{Z}\{y[n]\} = ax(z) + by(z) \quad (19.23)$$

where a and b are constants. For a variable delayed by one sampling period, the \mathcal{Z} -transform can be found as follows:

$$\mathcal{Z}\{x[n - 1]\} = \sum_{n=-\infty}^{n \rightarrow +\infty} x[n - 1] z^{-n} = \sum_{k=-\infty}^{k \rightarrow +\infty} x[k] z^{-(k+1)} = z^{-1} \sum_{k=-\infty}^{k \rightarrow +\infty} x[k] z^{-k} = z^{-1} x(z) \quad (19.24)$$

It follows that delaying a discrete-time signal by a sampling period in time domain is equivalent to multiplying the \mathcal{Z} -transform of the signal by a factor z^{-1} . In other words, z^{-1} models a unit delay in the z -domain.

Application of the \mathcal{Z} -transform, including Eq. (19.24), to the discrete-time integrator Eq. (19.19), yields

$$v_c(z) = z^{-1} v_c(z) + \omega_o T_s \frac{v_e(z) + z^{-1} v_e(z)}{2} \quad (19.25)$$

Table 19.2 Transfer functions of discrete-time integrators

| Approximation | $G_{cd}(z)$ |
|----------------|--|
| Trapezoidal | $\frac{\omega_o T_s}{2} \frac{z+1}{z-1}$ |
| Backward Euler | $\omega_o T_s \frac{1}{z-1}$ |
| Forward Euler | $\omega_o T_s \frac{z}{z-1}$ |

which leads to the discrete-time, z -domain transfer function of the discrete-time integral compensator of Eq. (19.19), derived using the trapezoidal approximation in Sect. 19.2.1:

$$G_{cd}(z) = \frac{v_c(z)}{v_e(z)} = \frac{\omega_o T_s}{2} \frac{1+z^{-1}}{1-z^{-1}} = \frac{\omega_o T_s}{2} \frac{z+1}{z-1} \quad (19.26)$$

Table 19.2 shows the discrete-time z -domain transfer functions for the three considered discrete-time integrators.

For continuous-time s -domain transfer functions, such as the continuous-time integral compensator $G_c(s)$ in Eq. (19.15), we know that the response to a sinusoidal perturbation at frequency ω can be found by replacing s with $j\omega$, and evaluating the magnitude and phase of $G_c(j\omega)$. In particular, as discussed in Sect. 8.1 and shown in Fig. 8.3, the Bode plot of the integral compensator magnitude response is a straight line with -20 dB/decade slope. What can be said about the frequency responses of $G_{cd}(z)$? To answer this question, recall that z^{-1} models a unit delay in the z -domain. On the other hand, similar to the approach taken to model a delay in Eq. (19.12), applying the Laplace transform to a signal $x(t)$ delayed by a sampling period T_s results in

$$\mathcal{L}\{x(t-T_s)\} = \int_{t \rightarrow -\infty}^{t \rightarrow +\infty} x(t-T_s)e^{-st} dt = \int_{\tau \rightarrow -\infty}^{\tau \rightarrow +\infty} x(\tau)e^{-s(\tau+T_s)} d\tau = e^{-sT_s}x(s) \quad (19.27)$$

By comparing Eq. (19.24) and Eq. (19.27), we conclude that the frequency response of a z -domain transfer function can be found by replacing z^{-1} with e^{-sT_s} , and then s with $j\omega$, as in the case of continuous-time s -domain transfer functions:

$$G_{cd}(j\omega) = G_{cd}(z)|_{z \rightarrow e^{j\omega T_s}} \quad (19.28)$$

Let us evaluate the frequency response of the discrete-time integral compensator in Eq. (19.26):

$$G_{cd}(j\omega) = \frac{\omega_o T_s}{2} \frac{1 + e^{-j\omega T_s}}{1 - e^{-j\omega T_s}} = \frac{\omega_o T_s}{2} \frac{e^{j\omega T_s/2} + e^{-j\omega T_s/2}}{e^{j\omega T_s/2} - e^{-j\omega T_s/2}} \quad (19.29)$$

Application of Euler's formula ($e^{jx} = \cos x + j \sin x$) to Eq. (19.29) leads to

$$G_{cd}(j\omega) = -j \frac{\omega_o T_s}{2} \frac{\cos\left(\frac{\omega T_s}{2}\right)}{\sin\left(\frac{\omega T_s}{2}\right)} \quad (19.30)$$

It is of interest to compare the frequency responses of $G_{cd}(j\omega)$ in Eq. (19.30) with the frequency response $G_c(j\omega)$ of the original continuous-time integral compensator in (19.15),

$$G_c(j\omega) = -j \frac{\omega_o}{\omega} \quad (19.31)$$

The phase responses of $G_{cd}(j\omega)$ in Eq. (19.30) and $G_c(j\omega)$ in Eq. (19.31) are exactly the same at all frequencies. Both transfer functions exhibit -90° phase at all frequencies. It should be noted that this is the case only for the discrete-time integrator based on the trapezoidal approximation. In contrast, the phase responses of the discrete-time integrator based on the forward Euler or the backward Euler approximations differ from the phase response of the continuous-time integrator.

To compare the magnitude responses, consider first low frequencies such that $(\omega T_s/2) \ll 1$, i.e., $f \ll f_s/\pi$,

$$G_{cd}(j\omega) \Big|_{(\omega T_s/2) \ll 1} \approx -j \left(\frac{\omega_o T_s}{2} \right) \frac{1}{\left(\frac{\omega T_s}{2} \right)} = -j \frac{\omega_o}{\omega} = G_c(j\omega) \quad (19.32)$$

Equation (19.32) shows that the magnitude response of the discrete-time integrator approximates very well the magnitude response of the continuous-time integrator at frequencies sufficiently low compared to the sampling frequency ($f \ll f_s/\pi$). At higher frequencies, however, the differences in magnitude responses increase. The mismatch in magnitude responses is visible in Fig. 19.5. In this example, $f = f_s/10$, and the mismatches between $v_c[n]$ and the values $v_c(nT_s)$ obtained at the output of the continuous-time integrator are relatively small, but visible. Furthermore, while $\|G_c(j\omega)\| > 0$ at all frequencies, $\|G_{cd}(j\omega)\| = 0$ at frequencies such that $\omega T_s/2 = (2k + 1)\pi/2$:

$$\|G_{cd}(j\omega)\| = 0, \text{ for } f = \frac{f_s}{2}, \frac{3f_s}{2}, \dots \quad (19.33)$$

The magnitude responses of $G_c(s)$ and $G_{cd}(z)$ are compared in Fig. 19.6 for $f_s = 1$ MHz and $f_o = 100$ kHz. The responses match closely at low frequencies, and depart more significantly at frequencies approaching $f_s/2$ and beyond.




Fig. 19.6 Magnitude responses of the continuous-time and discrete-time integrators, $f_s = 1$ MHz, $f_o = 100$ kHz. The discrete-time integrator is based on the trapezoidal approximation

19.2.3 Continuous Time to Discrete Time Mapping

Sections 19.2.1 and 19.2.2 introduced discrete-time systems using a simple integral compensator example. The objective of this section is to derive discrete-time compensator transfer functions $G_{cd}(z)$ starting from more complex continuous-time compensator transfer functions $G_c(s)$, such as PI, PD and PID compensators discussed in Chap. 9. There are many different continuous-time to discrete-time mapping approaches, *i.e.*, approaches to finding $G_{cd}(z)$ starting from an s -domain transfer function $G_c(s)$ [176]. Here we describe a mapping approach that follows directly from the derivation of the discrete-time integrator in Sects. 19.2.1 and 19.2.2 using the trapezoidal approximation:

$$G_c(s) = \frac{\omega_o}{s} \rightarrow G_{cd}(z) = \frac{\omega_o T_s}{2} \frac{z+1}{z-1} \quad (19.34)$$

Equation (19.34) suggests that starting from an arbitrary $G_c(s)$, $G_{cd}(z)$ can be obtained by replacing s as follows:

$$s \rightarrow \frac{2}{T_s} \frac{z-1}{z+1} \quad (19.35)$$

By use of Eq. (19.35), $G_{cd}(z)$ can be found as:

$$G_{cd}(z) = G_c(s) \Big|_{s \rightarrow \frac{2}{T_s} \frac{z-1}{z+1}} \quad (19.36)$$

The mapping defined by Eqs. (19.35) and (19.36) is known as the bilinear or Tustin mapping [176]. Figure 19.7 illustrates several properties of the bilinear mapping. In this example, an s -domain transfer function contains several real poles at $s = 0, -\alpha_1, \dots, -\alpha_5$ and several zeroes at $s = 0, j\beta_1, -j\beta_1, \dots, -j\beta_5$. The mapping of these poles and zeroes into the z -plane is found by solving for z in terms of s from Eq. (19.35):

$$z = \frac{1 + \frac{sT_s}{2}}{1 - \frac{sT_s}{2}} \quad (19.37)$$




Fig. 19.7 Mapping from s -plane (a) to z -plane (b) using the bilinear method

The origin $s = 0$ in the s -plane maps to $z = 1$ in the z -plane. Recall that a continuous-time integrator has a pole at $s = 0$. Hence, a discrete-time integrator has a pole at $z = +1$. As shown in Table 19.2, this is true for all discrete-time integrators. From Eq. (19.37), it can be shown that points $s = j\omega$ on the s -plane imaginary axis map to points on the unit circle $\|z\| = 1$ in the z -plane. Points on the negative real axis in the s plane map to points on the real axis in the z -plane between $z = +1$ and $z = -1$. The entire left half-plane in the s -plane maps to the interior of the unit circle in the z -plane.

As an example, consider mapping the PI compensator described in Sect. 9.5.2,

$$G_c(s) = G_{c\infty} \left(1 + \frac{\omega_L}{s} \right) \quad (19.38)$$

First, we employ the bilinear mapping, Eq. (19.36), to express the compensator transfer function $G_{cd}(z)$ as a function of z :

$$G_{cd}(z) = G_{c\infty} \left(1 + \frac{\omega_L}{\left(\frac{2}{T_2} \frac{z-1}{z+1} \right)} \right) \quad (19.39)$$

With some algebra, this can be expressed in pole-zero form as

$$G_{cd}(z) = G_{c\infty} \left(1 + \frac{\omega_L T_s}{2} \right) \frac{z - \frac{1 - \omega_L T_s / 2}{1 + \omega_L T_s / 2}}{z - 1} \quad (19.40)$$

Since f_L in PI compensators is usually very low compared to f_s , $(\omega_L T_s / 2) \ll 1$, Eq. (19.40) can be simplified as follows:

$$G_{cd}(z) \approx G_{c\infty} \frac{z - (1 - \omega_L T_s)}{z - 1} \quad (19.41)$$

The discrete-time PI compensator has a pole at $z = 1$, and a real zero at approximately $1 - \omega_L T_s$. For a given sampling frequency $f_s = 1/T_s$, as ω_L approaches zero, the discrete-time zero tends to $z = 1$. In general, mapping continuous-time low-frequency poles or zeroes results in discrete-time poles or zeroes close to the $+1$ point of the z -plane. This can lead to roundoff errors and design constraints in implementation of discrete-time compensators, discussed further in Sect. 19.4.

Figure 19.8 compares the magnitude and phase responses of the analog PI compensator $G_c(s)$ in Eq. (19.38), with $G_{c\infty} = 1$, $f_L = 20$ kHz, and the discrete-time PI compensator in Eq. (19.40) obtained by bilinear mapping with $f_s = 1$ MHz,

$$G_{cd}(z) = 1.063 \frac{z - 0.8743}{z - 1} \quad (19.42)$$

One may observe that the magnitude and phase responses match very well over frequencies well below the sampling rate f_s . The responses in Fig. 19.8 are plotted up to the Nyquist frequency $f_s/2 = 500$ kHz.

As another example, consider mapping a PD compensator described in Sect. 9.5.1,

$$G_c(s) = G_{c0} \frac{\left(1 + \frac{s}{\omega_z} \right)}{\left(1 + \frac{s}{\omega_p} \right)} \quad (19.43)$$




Fig. 19.8 Magnitude and phase responses of an analog, continuous-time PI compensator $G_c(s)$, $G_{c\infty} = 1$, $f_L = 20$ kHz, and the discrete-time compensator $G_{cd}(z)$ obtained by bilinear mapping, $f_s = 1$ MHz

The bilinear mapping, Eq. (19.36), results in

$$G_{cd}(z) = G_{c0} \left(\frac{1 + \frac{2}{\omega_z T_s}}{1 + \frac{2}{\omega_p T_s}} \right) \frac{\left(z - \frac{1 - \omega_z T_s/2}{1 + \omega_z T_s/2} \right)}{\left(z - \frac{1 - \omega_p T_s/2}{1 + \omega_p T_s/2} \right)} \quad (19.44)$$

The discrete-time PD compensator has a zero and a pole on the real z -plane axis. Suppose that $f_s = 1$ MHz and that it is desired to implement digitally a PD compensator with $G_{c0} = 1$, $f_z = 100$ kHz, $f_p = 400$ kHz. Note that in this case the continuous-time zero and pole frequencies are not much lower than the sampling frequency f_s . By substituting the numerical values in Eq. (19.40), we get

$$G_{cd}(z) = 2.329 \frac{z - 0.5219}{z + 0.1137} \quad (19.45)$$

The frequency responses of $G_c(s)$ and $G_{cd}(z)$ are compared in Fig. 19.9. Since the PD compensator corner frequencies are relatively high, discrepancies can be observed in both magnitude and phase responses, especially at frequencies approaching $f_s/2$. After reaching a maximum phase lead at $\sqrt{f_z f_p} = 200$ kHz, the phase of G_{cd} drops much faster with frequency than the phase of G_c . The magnitude of G_{cd} is larger than the magnitude of G_c at all frequencies of interest, and the difference in magnitude responses increases with frequency.

A generalization of the bilinear (Tustin) mapping known as frequency prewarping [176] can be applied to mitigate, to some extent, the differences between G_c and G_{cd} frequency responses in cases when corner frequencies of interest are relatively close to $f_s/2$. The bilinear mapping with prewarp is performed as follows:

$$s \rightarrow k_{\text{prewarp}} \frac{2}{T_s} \frac{z - 1}{z + 1}. \quad (19.46)$$




Fig. 19.9 Magnitude and phase responses of an analog, continuous-time PD compensator $G_c(s)$, $G_{c0} = 1$, $f_z = 100$ kHz, $f_p = 400$ kHz, the discrete-time compensator $G_{cd}(z)$ obtained by bilinear mapping, $f_s = 1$ MHz, and the discrete-time compensator $G_{cd}^*(z)$ obtained by bilinear mapping with prewarping at $f_{\text{prewarp}} = 200$ kHz

$$G_{cd}^*(z) = G_c(s)|_{s \rightarrow k_{\text{prewarp}} \frac{2}{T_s} \frac{z-1}{z+1}} \quad (19.47)$$

where

$$k_{\text{prewarp}} = \frac{\omega_{\text{prewarp}} T_s / 2}{\tan(\omega_{\text{prewarp}} T_s / 2)} \quad (19.48)$$

is found so that the magnitude and the phase of G_c and G_{cd}^* match exactly at a particular frequency ω_{prewarp} ,

$$\begin{aligned} \|G_{cd}^*(j\omega_{\text{prewarp}})\| &= \|G_c(j\omega_{\text{prewarp}})\| \\ \angle G_{cd}^*(j\omega_{\text{prewarp}}) &= \angle G_c(j\omega_{\text{prewarp}}) \end{aligned} \quad (19.49)$$

Figure 19.9 shows the frequency responses of the discrete-time compensator G_{cd}^* obtained by bilinear mapping with the prewarp frequency $f_{\text{prewarp}} = \sqrt{f_z f_p} = 200$ kHz. The exact match between G_{cd}^* and G_c at the prewarp frequency, and the improved match around the prewarp frequency, are obtained at the expense of somewhat increased mismatch at lower frequencies.

As a final example in this section, consider mapping the continuous-time PID compensator described in Sect. 9.5.3. The compensator transfer function is

$$G_c(s) = G_{cm} \frac{\left(1 + \frac{\omega_L}{s}\right) \left(1 + \frac{s}{\omega_z}\right)}{\left(1 + \frac{s}{\omega_{p1}}\right)} \quad (19.50)$$

Compared to the transfer function in Eq. (9.64), the second pole at f_{p2} has been dropped from the transfer function in Eq. (19.50). In a practical analog controller implementation, the high-frequency pole at f_{p2} must be present to cause the gain to roll off at high frequencies and to

prevent the switching ripple from disrupting the operation of the analog pulse-width modulator. Furthermore, the high-frequency pole is unavoidable due to analog circuit implementation limitations, such as the op amp gain-bandwidth product. In the digital controller realization of Fig. 19.1, the sensed analog voltage is sampled by the A/D converter at the rate equal to the switching frequency. As a result, the switching ripple components are not present in the digital compensator, and there is no reason to map the high-frequency pole at f_{p2} to discrete-time. Instead, the high-frequency (anti-aliasing) filtering can be left in the sensing transfer function $H(s)$ in the analog domain, where it serves the purpose of attenuating switching ripples and noise before A/D conversion. Using Eq. (19.47), the z-domain, discrete-time transfer function of the PID compensator is obtained,

$$G_{cd}^*(z) = G_d \frac{(z - z_L)(z - z_z)}{(z - 1)(z - z_p)} \quad (19.51)$$

where

$$G_d = G_{cm} \frac{f_{p1}}{f_z} \frac{\left(1 + a \frac{f_L}{f_{\text{prewarp}}}\right) \left(1 + a \frac{f_z}{f_{\text{prewarp}}}\right)}{1 + a \frac{f_{p1}}{f_{\text{prewarp}}}} \quad (19.52)$$

$$z_L = \frac{1 - a \frac{f_L}{f_{\text{prewarp}}}}{1 + a \frac{f_L}{f_{\text{prewarp}}}}, \quad z_z = \frac{1 - a \frac{f_z}{f_{\text{prewarp}}}}{1 + a \frac{f_z}{f_{\text{prewarp}}}}, \quad z_p = \frac{1 - a \frac{f_{p1}}{f_{\text{prewarp}}}}{1 + a \frac{f_{p1}}{f_{\text{prewarp}}}} \quad (19.53)$$

$$a = \tan\left(\pi \frac{f_{\text{prewarp}}}{f_s}\right) \quad (19.54)$$

The mapping techniques discussed in this section, and many others, are well supported by computer tools such as MATLAB [236]. Table 19.3 summarizes the bilinear mapping (Eqs. 19.35, 19.36) and the bilinear mapping with prewarp (Eqs. 19.46–19.48), together with the corresponding MATLAB functions.

Table 19.3 Continuous-time to discrete-time mapping

| Method | mapping | MATLAB function |
|--------------------------------|--|-------------------------------------|
| Bilinear (Tustin) | $s \rightarrow \frac{2}{T_s} \frac{z - 1}{z + 1}$ | Gcd = c2d(Gc,Ts,'tustin') |
| Bilinear (Tustin) with prewarp | $s \rightarrow k_{\text{prewarp}} \frac{2}{T_s} \frac{z - 1}{z + 1}$ | Gcd = c2d(Gc,Ts,'prewarp',wprewarp) |

19.3 Discrete-Time Compensator Design

The loop gain T_d in a digitally controlled converter includes the sensor transfer function $H(s)$, the control-to-output transfer function $G_{vd}(s)$, the delay modeled as $G_{delay}(s) = e^{-st_d}$, and the compensator transfer function $G_{cd}(z)$ (or $G_{cd}^*(z)$). It should be noted that the loop gain does not include a zero-order-hold. The magnitude and phase responses of the loop gain T_d can be found as

$$T_d(j\omega) = \left(H(s) G_{vd}(s) e^{-st_d} \right) \Big|_{s \rightarrow j\omega} G_{cd}^*(z) \Big|_{z \rightarrow e^{j\omega T_s}} \quad (19.55)$$

Compared to the loop gain in an analog voltage-mode controlled converter, Eq. (9.4) with $V_M = 1$, Eq. (19.55) differs in two ways: the presence of the delay, and the sampled-data discrete-time nature of the compensator G_{cd} . These differences are illustrated in the following example.

Example

The objective of this example is to evaluate the loop gain frequency response in Eq. (19.55) and to compare it to the loop gain response with an analog controller. An analog PID compensator is designed for a synchronous buck converter operating at $f_s = 1$ MHz switching frequency. The analog compensator transfer function given in Eq. (9.64), with $f_L = 8$ kHz, $f_z = 33$ kHz, $G_{cm} = 5.45$, $f_{p1} = 300$ kHz, $f_{p2} = 1$ MHz, results in the crossover frequency $f_c = 100$ kHz with 52° phase margin. In equilibrium, $V = V_{ref} = 1.8$ V, so that $D \approx V/V_g = 0.36$.

Before mapping the analog compensator to discrete-time, the high-frequency pole at f_{p2} is removed from the analog compensator transfer function. This pole is instead allocated to an analog anti-aliasing filter in voltage sensing before the A/D converter,

$$H(s) = \frac{1}{1 + \frac{s}{\omega_{p2}}} \quad (19.56)$$

Based on $G_c(s)$ of Eq. (19.50), with the use of bilinear mapping with the prewarp frequency equal to the target crossover frequency, a discrete-time compensator of Eq. (19.51) is obtained from Eqs. (19.52)–(19.54):

$$G_{cd}^*(z) = 27.3898 \frac{(z - 0.9493)(z - 0.8063)}{(z - 1)(z - 0.01278)} \quad (19.57)$$

The magnitude and phase responses of the loop gain T_d , evaluated from Eq. (19.55), are shown in Fig. 19.10 for several values of the loop delay t_d , in comparison to the loop gain responses in the analog controlled converter ($t_d = 0$). The bilinear mapping with prewarp frequency equal to the crossover frequency preserves the magnitude response very well. Furthermore, the delay term does not affect the magnitude responses at all. As a result, the magnitude responses in the digital control loop stay essentially the same as the loop gain magnitude response with the analog controller, and the crossover frequency remains the same, $f_c \approx 100$ kHz. However, the digital control loop delay more significantly affects the phase responses and the resulting phase margins. The shortest considered delay $t_d = DT_s = 0.36 \mu s$ assumes a high-performance digital controller where the A/D conversion and the compensator computations are completed very quickly so that $t_{ctrl} \approx 0$. From Eq. (19.14), the additional phase lag at the crossover frequency is $-\omega_c t_d = -13^\circ$, which reduces the phase margin to $52^\circ - 13^\circ = 39^\circ$. A delay of $t_d = DT_s + T_s/2 = 0.86 \mu s$, which corresponds to $t_{ctrl} = T_s/2 = 0.5 \mu s$, reduces the phase margin to $52^\circ - 31^\circ = 21^\circ$. The final case is when the A/D conversion and the compensator calculations take an entire switching period, $t_{ctrl} = T_s$, which is representative of a very low-performance digital




Fig. 19.10 Loop gain magnitude and phase responses in the synchronous buck converter design example with the analog controller ($t_d = 0$), and with digital controllers with several loop delays, $t_d = DT_s = 0.36 \mu s$, $t_d = DT_s + 0.5T_s = 0.86 \mu s$, $t_d = DT_s + T_s = 1.36 \mu s$

implementation. In this case, the delay of $t_d = DT_s + T_s = 1.36 \mu s$ reduces the phase margin to just $52^\circ - 49^\circ = 3^\circ$. The example illustrates that the loop delay can be a very significant factor in the design of high-performance, wide-bandwidth digital control loops for high-frequency switching power converters.

19.3.1 Design Procedure

A basic discrete-time compensator design procedure is described in this section based on the description of the digital control loop and loop delay in Sect. 19.1, the analog regulator design of Sect. 9.5, and the continuous-time to discrete-time mapping techniques of Sect. 19.2.3. The approach consists of four steps:

1. Find the system uncompensated loop gain $T_{ud}(s)$, including the anticipated delay t_d due to digital implementation, as discussed in Sect. 19.1, and anti-aliasing analog filtering in $H(s)$:
$$T_{ud}(s) = H(s)G_{vd}(s)G_{delay}(s) = H(s)G_{vd}(s)e^{-st_d} \quad (19.58)$$
2. Design an analog continuous-time compensator $G_c(s)$ using techniques discussed in Sect. 9.5, except that high-frequency analog roll-off poles should not be included in $G_c(s)$. As explained further in the next section, in a PID compensator design, one may choose to position the high-frequency pole at f_{p1} according to Eq. (19.68) so that the resulting discrete-time compensator has the standard PID form of Eq. (19.69).
3. Map the analog compensator $G_c(s)$ designed in Step 2 to the discrete-time compensator $G_{cd}(z)$ using the bilinear mapping, or to the discrete-time compensator $G_{cd}^*(s)$ using the bilinear mapping with prewarp, as discussed in Sect. 19.2.3. The crossover frequency f_c and

the phase margin designed in Step 2 can be preserved by choosing the prewarp frequency f_{prewarp} equal to the target crossover frequency f_c ,

$$f_{\text{prewarp}} = f_c \quad (19.59)$$

4. Evaluate magnitude and phase responses of the loop gain T_d using Eq. (19.55), and verify that the design targets are met. Furthermore, closed-loop frequency responses can be evaluated as in Eqs. (9.4), but with T_d from Eq. (19.55) replacing the continuous-time loop gain T .
5. Realize the discrete-time compensator as described in Sect. 19.4.

The digital compensator design approach described in this section is based on continuous-time small-signal averaged converter models, standard analog design techniques, and mapping from continuous time to discrete time. It should be noted that Eq. (19.58) is an approximation based on standard averaging techniques. Exact converter discrete-time converter models [237] allow applications of more advanced design techniques directly in z -domain [176]. These techniques are described in more detail in [223].

19.3.2 Design Example

The objective is to design a discrete-time digital compensator G_{cd} around the synchronous buck converter shown in Fig. 19.1. The input dc voltage is $V_g = 5$ V, and the objective is to precisely regulate the output voltage to $V = V_{ref} = 1.8$ V. The inductance is $L = 1 \mu\text{H}$, with a series resistance $R_s = 30 \text{ m}\Omega$ that models a combination of MOSFET on-resistance and the inductor winding resistance. The output filter capacitor has $C = 200 \mu\text{F}$ and an equivalent series resistance $R_{esr} = 0.8 \text{ m}\Omega$. The converter operates at $f_s = 1 \text{ MHz}$ switching frequency, and the load current is between 0 A and 5 A. When the converter is unloaded (R is very large), the converter control-to-output transfer function is

$$G_{vd}(s) = G_{d0} \frac{1 + \frac{s}{\omega_{esr}}}{1 + \frac{s}{Q\omega_0} + \left(\frac{s}{\omega_0}\right)^2} \quad (19.60)$$

where $G_{d0} = V_g = 5$ V, $f_{esr} = 1/(2\pi R_{esr} C) = 1 \text{ MHz}$, $f_0 \approx 1/(2\pi\sqrt{LC}) = 11.3 \text{ kHz}$ and $Q \approx \sqrt{L/C}/(R_s + R_{esr}) = 2.3$.

Let us first design an analog PID compensator to achieve a crossover frequency $f = 100 \text{ kHz}$ with a phase margin of 52° . Assuming $H = 1$, and $V_M = 1 \text{ V}$, following the design approach exemplified in Sect. 9.5.4, we arrive at the analog PID compensator

$$G_c(s) = G_{cm} \frac{\left(1 + \frac{\omega_L}{s}\right)\left(1 + \frac{s}{\omega_z}\right)}{\left(1 + \frac{s}{\omega_{p1}}\right)\left(1 + \frac{s}{\omega_{p2}}\right)} \quad (19.61)$$

where $G_{cm} = 5.45$, $f_L = 8 \text{ kHz}$, $f_z = 33 \text{ kHz}$, and $f_{p1} = 300 \text{ kHz}$ are determined to meet the crossover frequency and phase margin specifications, while $f_{p2} = 1 \text{ MHz}$ represents a high-frequency pole in the analog control loop. The objective now is to follow the procedure outlined in this section to design a digital controller given the same crossover frequency and phase margin specifications.

In the introductory part of this section, we have found that the loop delay can affect the digital control loop significantly, and that excessive loop delays make it impossible to design wide-bandwidth digital control loops. Let us assume a high-performance digital controller implementation, with the delay $t_d = DT_s = 0.36 \mu\text{s}$ in the converter operating at $f_s = 1 \text{ MHz}$. The design objectives are the same as for the analog control loop: very large loop gain at low frequencies, $f_c = 100 \text{ kHz}$ crossover frequency, and 52° phase margin. A single-pole anti-aliasing filter with a pole at $f_{p2} = 1 \text{ MHz}$ is included in the voltage sensor transfer function, Eq. (19.56). Using the analog compensator design as a starting point, the PI corner frequency is kept the same, $f_L = 8 \text{ kHz}$. Since the delay t_d introduces -13° phase at the target crossover frequency, the PD compensator must be redesigned to boost the phase lead at f_c to $52^\circ + 13^\circ = 65^\circ$. Given the required phase lead $\theta = 65^\circ$ at $f_c = 100 \text{ kHz}$, Eq. (9.57) leads to $f_z = 22 \text{ kHz}$, $f_{p1} = 450 \text{ kHz}$. Finally, G_{cm} is found to achieve the target crossover frequency,

$$G_{cm} = \sqrt{\frac{f_z}{f_{p1}}} \left(\frac{f_c}{f_o} \right)^2 \frac{1}{V_g} = 3.5 \text{ 1/V} \quad (19.62)$$

Now that all parameters in the analog compensator of Eq. (19.50) have been determined, Eqs. (19.52)–(19.54) yield the discrete-time compensator for $f_{prewarp} = f_c$,

$$G_{cd}^*(z) = 31.7593 \frac{(z - 0.9493)(z - 0.8654)}{(z - 1)(z + 0.1881)} \quad (19.63)$$

Figure 19.11 compares the loop gain magnitude and phase responses in the synchronous buck regulator design example with the analog compensator in Eq. (19.61), and with the digital controller designed to take into account the loop delay $t_d = DT_s = 0.36 \mu\text{s}$. Note that approximately the same crossover frequency and phase margin have been achieved in the digitally controlled regulator.




Fig. 19.11 Loop gain magnitude and phase responses in the synchronous buck regulator design example with the analog controller ($t_d = 0$), and with the digital controller designed to take into account the loop delay $t_d = DT_s = 0.36 \mu\text{s}$

```

1 % Synchronous Buck converter parameters
2 Vg = 5; Vref = 1.8; D = Vref/Vg; % Input and reference voltages, duty cycle
3 L = 1e-6; RL = 30e-3; % Inductance and series resistance
4 C = 200e-6; Resr = 0.8e-3; % Capacitance and capacitor ESR
5 fo = 1/(2*pi*sqrt(L*C)); % Pole frequency
6 R = 1000; % Load resistance
7 fs = 1e6; Ts = 1/fs; % Switching frequency and period
8
9 s = tf('s'); z = tf('z',Ts); % Define s and z
10
11 % Open-loop control to output transfer function
12 Gvd = Vg*(Resr+1/s/C)/(Resr + 1/s/C + s*L + RL);
13 fp2 = 1e6; H = 1/(1 + s/2/pi/fp2); % Sensor transfer function
14 Tu = H * Gvd; % Uncompensated loop gain, no delay
15
16 % Analog PID compensator
17 fc = 100e3; % Cross-over frequency
18 fL = 8e3; fz = 33e3; fp1 = 300e3; % Corner frequencies
19 Gcm = sqrt(fz/fp1)*(fc/fo)^2/Vg; % Mid-frequency gain
20 % Analog compensator transfer function
21 Gc = Gcm*(1 + 2*pi*fL/s)*(1 + s/2/pi/fz)/(1+s/2/pi/fp1);
22 T = Gc*Tu; % Loop gain with analog compensator
23
24 % Uncompensated loop gain, including delay
25 td = D*Ts; % Delay in the digital control loop
26 Tu.IODelay = td; % Delay
27 Tud = c2d(Tu,Ts,'impulse'); % Mapping of Tu with delay
28 % Analog PID compensator redesigned for digital implementation
29 fL = 8e3; fz = 22e3; fp1 = 450e3; % Corner frequencies
30 Gcm = sqrt(fz/fp1)*(fc/fo)^2/Vg; % Mid-frequency gain
31 Gca = Gcm*(1 + 2*pi*fL/s)*(1 + s/2/pi/fz)/(1+s/2/pi/fp1);
32 % Digital compensator transfer function
33 Gcd = c2d(Gca, Ts, 'prewarp', 2*pi*fc);
34 Td = Tud*Gcd; % Loop gain with digital compensator
35
36 % Compare magnitude and phase responses of T and Td
37 options = bodeoptions; options.Grid = 'on';
38 options.FreqUnits = 'Hz'; options.XLim = [100, 500e3];
39 bode(T, 'k', options); % Bode plot of T
40 hold on; % Overlay plots
41 bode(Td, 'b', options); % Bode plot of Td

```

Fig. 19.12 A MATLAB script that generates the analog and digital loop gain Bode plots shown in Fig. 19.11

A MATLAB script that generates the plots in Fig. 19.11 is shown in Fig. 19.12. The script starts by assigning the converter parameters (lines 1-7), followed by definitions of complex variables s and z (line 9). Open-loop control-to-output transfer function of the buck converter $G_{vd}(s)$ and the uncompensated loop gain $T_u(s)$ are formulated in lines 11-14. Analog PID compensator parameters are defined in lines 16-19 followed by the analog compensator transfer function $G_c(s)$ in line 21 and the loop gain $T(s)$ with the analog compensator in line 22. No delays are included in the analog controller. In line 26, delay $t_d = DT_s$ is included as a property of the uncompensated loop gain, which is then mapped to discrete-time uncompensated loop gain $T_{ud}(z)$ in line 27. The analog compensator, redesigned to take the delay into account, is defined in lines 28-31, and then mapped in line 33 to obtain the compensator $G_{cd}^*(z)$, and the loop gain $T_d(z)$ in line 34. Bode plots of $T(s)$ and $T_d(z)$ are generated in lines 36-41 using the MATLAB `bode` command.




Fig. 19.13 Step-load (2.5 A to 5 A) transient responses in the synchronous buck converter example with the analog controller ($t_d = 0$), and with the digital controller designed to take into account the loop delay $t_d = DT_s = 0.36 \mu s$: (a) control signals v_c for the analog and digital controllers, (b) output voltage responses $v(t)$ for the analog and digital controllers

Figure 19.13 compares step-load (2.5 A to 5 A) transient responses. While the output voltage $v(t)$ responses in Fig. 19.13b are very similar, differences can be appreciated in the control signal responses shown in Fig. 19.13a. The digital controller produces discrete-time step-wise waveform $v_c[n]$, while $v_c(t)$ in the analog controller is a continuous-time waveform that includes a switching-ripple component.

19.4 Digital Controller Implementation

Digital controllers can be practically realized in a number of ways. For example, many standard microcontrollers or digital signal processing chips are now available, featuring multiple PWM and A/D conversion channels, allowing software-based control and power management functions. The digital controller and its digital compensation algorithm are implemented in the firmware of these chips, using a programming language such as C. An alternative approach consists of implementing the control loop in hardware, using field-programmable gate arrays (FPGA) or custom integrated circuits. In combination with specialized A/D and DPWM blocks, this approach enables high-performance designs at high switching frequencies. Controllers of this type can be developed, realized and tested using standard digital design flow starting from

logic functions described using a hardware description language (HDL) such as VHDL or Verilog, prototyping and experimental verifications using FPGA development platforms, ultimately targeting relatively small, relatively low gate-count integrated circuits capable of matching or surpassing state-of-the-art analog solutions in terms of dynamic performance, power consumption and cost. This section provides an introduction to digital controller implementation issues, with pointers to further details discussed in literature.

19.4.1 Discrete-Time Compensator Realization

Analog compensators are typically realized using RC networks around standard analog building blocks - operational or transconductance amplifiers. A discrete-time compensator G_{cd} is realized using digital building blocks: adders, multipliers, and storage elements. There are many possible ways to arrange these building blocks to realize a given $G_{cd}(z)$ [176, 223]. This section presents two realization architectures particularly well suited for discrete-time PI or PID compensators in the digital control loop around a converter: a cascade realization, and a parallel realization.

The cascade realization of a PID transfer function $G_{cd}(z)$ in Eq. (19.51) is shown in Fig. 19.14.




Fig. 19.14 Cascade realization of the discrete-time PID compensator

The equations that can be used as a starting point in coding the compensator in microcontroller software or in HDL are as follows:

$$\begin{aligned} u_1[n] &= G_d v_e[n] \\ u_2[n] &= u_1[n] - z_L u_1[n-1] \\ u_3[n] &= u_2[n] - z_z u_2[n-1] \\ u_4[n] &= u_3[n] + z_p u_4[n-1] \\ v_c[n] &= u_4[n] + v_c[n-1] \end{aligned} \quad (19.64)$$

The compensator parameters, the gain G_d , the zeroes z_L , z_z and the pole z_p , are the multiplicative factors, which can easily be programmable. Integration, which is performed in the last step of Eq. (19.64), includes a limiter. The purpose of the limiter is to prevent the duty-cycle command $v_c[n]$ at the integrator output from drifting away from the allowed operating range (0 to 1, assuming DPWM with $V_M = 1$). This "anti-windup" limiter function is similar to voltage limiting at the output of an analog compensator built around an op amp. In coding the compensator, one must also pay attention to the number of bits allocated to digital words representing the parameters and the signal values in order to prevent overflows or other calculation errors [223].

Another realization of the PID compensator is the parallel form, derived by a partial fraction expansion of G_{cd} :

$$G_{cd}(z) = G_d \frac{(z - z_L)(z - z_z)}{(z - 1)(z - z_p)} = K_P + K_I \frac{1}{1 - z^{-1}} + K_D \frac{1 - z^{-1}}{1 - z_p z^{-1}} \quad (19.65)$$

where the coefficients K_P , K_D , and K_I can be found in terms of G_d , z_L , z_z and z_p parameters,

$$\begin{aligned} K_P &= G_d(z_L + z_z - z_p - (2 - z_p)z_L z_z) \\ K_I &= G_d \frac{(1 - z_L)(1 - z_z)}{1 - z_p} \\ K_D &= G_d \frac{(z_L - z_p)(z_z - z_p)}{(1 - z_p)^2} \end{aligned} \quad (19.66)$$

The parallel realization is shown in Fig. 19.15.




Fig. 19.15 Parallel realization of the discrete-time PID compensator

The equations serving as a starting point for microcontroller or HDL coding are as follows:

$$\begin{aligned} u_p[n] &= K_P v_e[n] \\ u_i[n] &= K_I v_e[n] + u_i[n - 1] \\ u_{d1}[n] &= K_D(v_e[n] - v_e[n - 1]) \\ u_d[n] &= u_{d1}[n] + z_p u_d[n - 1] \\ v_c[n] &= u_p[n] + u_i[n] + u_d[n] \end{aligned} \quad (19.67)$$

Note that an anti-windup limiter is included in the integration stage.

The discrete-time PID transfer function in Eq. (19.65) has two zeroes and two poles. One pole is at $z = 1$, which correspond to the integral action in the compensator. The second pole at $z = z_p$ corresponds to the high-frequency pole at f_{p1} in the continuous-time PID compensator. From Eq. (19.53), it follows that

$$f_{p1} = \frac{f_{\text{prewarp}}}{a} = \frac{f_{\text{prewarp}}}{\tan\left(\pi \frac{f_{\text{prewarp}}}{f_s}\right)} \quad (19.68)$$

results in $z_p = 0$. In this case, the discrete-time transfer function G_{cd} has a simple PID form [176], with K_P , K_I , and K_D representing the proportional, integral, and derivative gains, respectively,

$$G_{cd}(z) = G_d \frac{(z - z_L)(z - z_z)}{z(z - 1)} = K_P + K_I \frac{1}{1 - z^{-1}} + K_D(1 - z^{-1}) \quad (19.69)$$

With $z_p = 0$, the realization in Fig. 19.15 is simplified because $u_d = u_{d1}$. The simple PID form is particularly well suited for design techniques based on tuning the gains K_P , K_I and K_D directly [176, 223].

19.4.2 Quantization Effects, Digital Pulse-Width Modulators and A/D Converters

Figures 19.2 and 19.3 show A/D and DPWM quantization characteristics, respectively. So far, in modeling and design of the digital control loop, we have neglected the quantization effects by simply assuming that very high-resolution A/D and DPWM blocks are employed, so that Eq. (19.9) holds. It has been observed that the nonlinearities introduced by practical, finite resolution A/D and DPWM blocks can result in persistent disturbances sometimes referred to as "limit cycling" [238–240]. The quantization effects, as well as basic conditions necessary to avoid limit-cycling disturbances, are discussed in this section first, followed by an overview of A/D and DPWM implementation approaches.

Assuming that a stable digital feedback control loop has been designed, a digitally controlled converter is expected to operate at an equilibrium point where all controller variables have constant values, and where all converter waveforms are periodic, with the period equal to $T_s = 1/f_s$. To find the equilibrium solution, consider a dc model of a digitally controlled converter, including A/D and DPWM quantization, as shown in Fig. 19.16. This is a static model, so the discrete-time compensator is represented by its dc gain G_{cd0} ,

$$G_{cd0} = G_{cd}(z) \Big|_{z \rightarrow 1} \quad (19.70)$$

while H_0 is the sensor dc gain. Neglecting losses, the converter is represented by an ideal $1 : M(D)$ transformer, where $M(D) = V/V_g$ is the dc conversion ratio. The A/D quantization characteristics $V_e[n] = Q_{A/D}(V_e(nT_s))$ is shown in Fig. 19.2, while the DWPM quantization $D = Q_{DPWM}(V_c[n])$ is shown in Fig. 19.3. An equilibrium solution in the model of Fig. 19.16 can be found using a graphical approach illustrated in Fig. 19.17, where the digital error signal $V_e[n]$ at the A/D converter output is shown as a function of the analog sample $V_e = V_e(nT_s)$ at the A/D converter input.




Fig. 19.16 Dc model of a digitally controlled converter, including A/D and DPWM quantization




Fig. 19.17 Graphical approach to finding the quiescent operating point in a digitally controlled converter with A/D converter and DPWM having (a) infinite resolution, and (b) finite resolution. Expressions for V_e as a function of $V_e[n]$ are shown for the synchronous buck converter example

Consider first the case in Fig. 19.17a where very high-resolution A/D and DPWM are employed, so that quantization effects can be neglected. In this case, the equilibrium solution is found at the intersection of the A/D characteristic:

$$V_e[n] = V_e \quad (19.71)$$

and the dc characteristic of the components around the loop:

$$V_e = V_{ref} - V_g H_0 G_{cd0} V_e[n] \quad (19.72)$$

This assumes a synchronous buck converter example with $M(D) = D$. Elimination of V_e from Eqs. (19.71) and (19.72) allows an equilibrium solution to be found algebraically:

$$V_e[n] = \frac{V_{ref}}{1 + V_g H_0 G_{cd0}} \quad (19.73)$$

When the dc gain G_{cd0} is large but finite, then the equilibrium point denoted as point A in Fig. 19.17a is achieved, which corresponds to a small but nonzero dc error. In the case when the compensator includes an integral action, $G_{cd0} \rightarrow \infty$, then the equilibrium solution is at point B, which corresponds to zero dc error. This is all consistent with the discussion in Sect. 9.2, which shows how a large dc loop gain drives the regulation error to zero.

Consider next a case where practical, finite resolution A/D and DPWM elements are employed. A graphical solution is illustrated Fig. 19.17b. The A/D quantization characteristic is now highly nonlinear, $V_e[n] = Q_{A/D}(V_e)$, with the widths of the A/D quantization bins equal to $q_{A/D}$. Because of the DPWM quantization, the characteristic around the loop is also nonlinear:

$$V_e = V_{ref} - V_g H_0 Q_{DPWM}(G_{cd0} V_e[n]) \quad (19.74)$$

Again this assumes a synchronous buck converter example with $M(D) = D$, and dc control-to-output gain equal to $G_{d0} = V_g$. The widths of the horizontal bins in the characteristic around the loop are equal to $V_g H_0 q_{DPWM}$ where $q_{DPWM} = 1/2^{n_{DPWM}}$ is the LSB resolution of the DPWM. The height of a vertical step in the characteristic given by Eq. (19.74) is equal to q_{DPWM}/G_{cd0} . If the compensator dc gain G_{cd0} is finite, then the equilibrium solution is at point A in Fig. 19.17b, on a *vertical* segment of the A/D characteristic. The A/D output $V_e[n]$ can only be equal to an integer multiple of $q_{A/D}$, not a fraction of $q_{A/D}$. Therefore, the equilibrium point A in Fig. 19.17b is *not feasible*. Given a large, but finite dc gain of the compensator, the digitally controlled converter does not have a fixed equilibrium point. Instead, the A/D converter output must bounce among two or more quantization steps, resulting in a persistent disturbance (limit cycling) in converter waveforms.

If the compensator includes an integral action, $G_{cd0} \rightarrow \infty$, the widths of the vertical steps in the characteristic given by Eq. (19.74) vanish. The characteristic around the A/D converter becomes a series of points, $V_g H_0 q_{DPWM}$ apart on the horizontal (V_e) axis. In this case, multiple equilibrium solutions are possible, as illustrated by two points B in Fig. 19.17b. Each one of the two possible equilibrium solutions is inside the A/D converter zero-error bin, $V_e[n] = 0$. It should be noted that the existence of multiple possible equilibrium solutions corresponding to $V_e[n] = 0$ is predicated upon the assumption that the compensator includes integral action, and that the widths of the bins due to DPWM quantization are *shorter* than the A/D bins,

$$V_g H_0 q_{DPWM} < q_{A/D} \quad (19.75)$$

Equation (19.75) is a condition for the synchronous buck converter example where $M(D) = D$ and $G_{d0} = V_g$. In general, a necessary condition for existence of an equilibrium solution in a digitally controlled converter can be written as:

$$G_{d0}H_0q_{DPWM} < q_{A/D} \quad (19.76)$$

where G_{d0} is the converter dc control-to-output gain.




Fig. 19.18 Comparison of step-load (2.5 A-to-5 A) transient responses in the digitally controlled synchronous buck regulator of Sect. 19.3.1 without and with quantization effects, $q_{A/D} = 4 \text{ mV}$, $n_{DPWM} = 10$

Figure 19.18 shows a comparison of step-load transient responses in the digitally controlled synchronous buck regulator example of Sect. 19.3.1, for the case when very high-resolution A/D and DPWM are employed so that quantization effects can be neglected, and for a case of practical, finite resolution components, $q_{A/D} = 4 \text{ mV}$, $n_{DPWM} = 10$, $q_{DPWM} = 1/2^{10}$, $V_g H_0 q_{DPWM} = 4.9 \text{ mV}$. The compensator includes an integral action, so that $G_{c0} \rightarrow \infty$, but the DPWM resolution is not sufficiently high and the condition in Eq. (19.75) is not met. The step-load transient responses in Fig. 19.18 are similar, except that quantization effects result in periodic limit-cycling.




Fig. 19.19 Comparison of step-load (2.5 A-to-5 A) transient responses in the digitally controlled synchronous buck regulator of Sect. 19.3.1 without and with quantization effects, $q_{A/D} = 4 \text{ mV}$, $n_{DPWM} = 12$

If Eq. (19.75) is not satisfied, the equilibrium solution may or may not exist, depending on whether there is a point in the characteristic given by Eq. (19.74) inside the A/D converter zero-error bin or not. Another important observation is that limit cycling, if it does occur, is relatively small in amplitude, in the order of the LSB resolution $q_{A/D}$ of the A/D converter, as illustrated by the waveforms of Fig. 19.18.

Figure 19.19 shows a comparison of the same step-load transient responses but for the case when the DPWM resolution is increased to 12 bits, $n_{DPWM} = 12$, $q_{DPWM} = 1/2^{12}$, $V_g H_0 q_{DPWM} = 1.2 \text{ mV}$, thus meeting the condition in Eq. (19.75). After a brief transient, the regulator with practical A/D and DPWM components comes to equilibrium without limit cycling. Note that, after approximately 75 μsec, the output voltage remains within the zero-error bin, and small-amplitude ringing (undamped by feedback control) decays towards the quantized equilibrium point.

Related to the discussion of the existence of equilibrium solutions with A/D and DPWM quantization, it is of interest to note that the A/D quantization, in combination with the integral action in the compensator, results in an effective steady-state quantization of the duty-cycle




Fig. 19.20 Waveforms illustrating quantization of the DPWM input signal $v_c[n]$ due to A/D quantization and integral action of the digital compensator: (a) an impulse in error $v_e[n]$, and (b) impulse response of a digital compensator with integral gain K_I

command $V_c[n]$. As a result, for an equilibrium solution to exist, it is not sufficient that the compensator includes integral action and that the DPWM resolution is sufficiently high. Consider the response of an integral compensator to a unit error impulse of amplitude equal to $q_{A/D}$, i.e., the smallest possible disturbance at the compensator input. The integrator response to this unit impulse is a step, as shown in Fig. 19.20, where K_I is the integral gain. The step amplitude in $v_c[n]$ is equal to $K_I q_{A/D}$. In conclusion, because of the A/D quantization and the integral gain K_I in the compensator, the duty-cycle command signal $V_c[n]$, and therefore the duty cycle itself, are effectively quantized with a bin width equal to $K_I q_{A/D}$, regardless of how high the DPWM resolution may be. This effective DPWM quantization has exactly the same effect on the existence of an equilibrium solution as the DPWM LSB resolution q_{DPWM} in Eq. (19.76), which leads to another necessary condition,

$$G_{d0}H_0K_I q_{A/D} < q_{A/D} \quad (19.77)$$

or,

$$G_{d0}H_0K_I < 1 \quad (19.78)$$

When we combine the fact that an integral action is necessary, with the conditions in Eqs. (19.76) and (19.78), we find that the conditions for existence of an equilibrium solution in a digitally controlled converter can be written as follows:

$$\begin{aligned} G_{d0}H_0q_{DPWM} &< q_{A/D} \\ 0 < K_I &< \frac{1}{G_{d0}H_0} \end{aligned} \quad (19.79)$$

where G_{d0} is the converter dc control-to-output gain, and K_I is the compensator integral gain. In general, for any $G_{cd}(z)$, K_I can be found as

$$K_I = \lim_{z \rightarrow 1} (z - 1)G_{cd}(z) \quad (19.80)$$

One may verify that with $q_{A/D} = 4$ mV, and $n_{DPWM} = 12$, the conditions in Eq. (19.79) are both met for the compensator in the design example of Sect. 19.3.1.

If the conditions in Eq. (19.79) are met, a digitally controlled converter has at least one equilibrium solution in the zero-error bin of the A/D converter, $V_e[n] = 0$. It should be understood, however, that existence of an equilibrium solution is not sufficient to guarantee no limit cycling [238–240]. With quantization effects, the converter is a complex nonlinear dynamic system and limit-cycling disturbances can sometimes be observed even when the loop is designed for stable operation, and when the DPWM resolution and the compensator integral gain K_I meet Eq. (19.79). On the other hand, for a stable, well-designed loop with high-resolution A/D and DPWM components, the amplitude of any limit-cycling disturbances in the output voltage is relatively small, in the order of $q_{A/D}$, as illustrated in the example of Fig. 19.18. Therefore, in practice, such small-amplitude disturbances can often be tolerated.

Sections 19.1.1 and the discussion of quantization effects point to the need for fast, high-resolution A/D and DPWM components in a digitally controlled regulator.

Digital Pulse-Width Modulators

Modulators with high timing resolution are required so that the converter output voltage (or current) can be precisely regulated. Furthermore, high-resolution pulse-width modulators are needed to avoid or to minimize the amplitude of any limit-cycle disturbances. A digital modulator in combination with the converter power stage operates as a power digital-to-analog (D/A) converter, taking digital command $v_c[n]$ as an input and producing converter voltage (or current) as an analog output. This power-D/A view has led to a number of DPWM developments based on techniques adopted from the signal D/A conversion area.

A traditional counter-based DPWM replicates analog pulse-width modulation as shown in Fig. 19.3: a saw-tooth or a triangular analog waveform is replaced by a digital counter clocked at f_{clk} , while a digital comparator outputs the modulated waveform by comparing the counter output with the digital duty-cycle command $v_c[n]$. A counter-based DPWM of resolution n_{DPWM} requires a clock frequency $f_{clk} = 2^{n_{DPWM}} f_s$, where f_s is the switching frequency. To achieve high resolution at high switching frequencies, prohibitively high clock rates may be required. To remove the need for very high clock frequencies, a fine time resolution can instead be achieved using a tapped delay line [224]. The delay cells in the delay line can also be designed to accomplish feed-forward compensation of the input voltage [184]. Hybrid DPWMs [225] combine delay-line and counter approaches to achieve desirable tradeoffs between clock rate and complexity or gate count. Various hybrid DPWM implementations have been described in [229, 232]. Other approaches in the area of high-resolution digital pulse-width modulation can be found in [226, 230, 232, 233]. An overview and classification of DPWM architectures and realizations has been presented in [227].

In addition to high-resolution DPWM hardware architectures, following the power-D/A view of a digitally controlled switched-mode power converter, $\Delta\Sigma$ techniques, which have been used in signal processing and digital audio applications [241], have more recently been applied to digitally controlled converters.

In the digital control loop, the $\Delta\Sigma$ modulator is placed between the discrete-time compensator G_{cd} and the DPWM. Figure 19.21 shows a second-order $\Delta\Sigma$ modulator following the “error-feedback” architecture [241]. The error-feedback architecture has an advantage of including no delays in the forward path from the high-resolution n_h -bit compensator output $v_{ch}[n]$ to the lower-resolution n_{DPWM} -bit duty-cycle command $v_c[n]$ provided to the hardware DPWM




Fig. 19.21 Second-order error-feedback $\Delta\Sigma$ modulator placed between the compensator and the n_{DPWM} -bit DPWM can improve the effective DPWM resolution by $n_x = n_h - n_{DPWM}$ bits

component. In the $\Delta\Sigma$ modulator, the n_{DPWM} most significant bits (MSB) of the n_h -bit signal are delivered to the n_{DPWM} -bit DPWM, while the quantization error having $n_x = n_h - n_{DPWM}$ least significant bits (LSB) is fed back through a simple digital filter. The $\Delta\Sigma$ modulator shifts the quantization error (viewed as quantization noise) to high frequencies, where the noise is filtered by the low-pass action of the switched-mode power converter. Effective resolution improvements can be obtained, thus enabling digital pulse-width modulation at high frequencies and with low power consumption [188]. For example, with a 7-10-bit hardware DPWM, the second-order $\Delta\Sigma$ modulator offers about 6-7 bits of effective resolution improvement. It has also been shown that effective resolution improvements are better with dual-edge (triangle-wave) DPWM compared to trailing-edge (saw-tooth) DPWM [231].

In conclusion, by combining delay-line or hybrid DPWM techniques with $\Delta\Sigma$ modulation, DPWM's having very high effective resolution can be realized using relatively modest hardware resources, even at switching frequencies in the high megahertz range.

A/D Converters

For fast control loops and precise regulation, A/D converters must have high effective resolution around a reference, and a short conversion time. Furthermore, simplicity, low-power consumption, and suitability for integration in digital VLSI processes are important. On the other hand, linearity or wide conversion range may be compromised in order to reduce the A/D complexity. These specifications differ from the typical requirements in standard A/D converters developed for signal processing, open-loop sensing, or slow control system applications, which is why various switching converter-specific A/D realizations have been investigated.

A window-flash A/D converter [182] consists of a small number of analog comparators centered around an analog reference V_{ref} , with a conversion characteristic shown in Fig. 19.2b. In some applications, as few as three A/D output levels ($+q_{A/D}$, 0, and $-q_{A/D}$) are sufficient, which allows a window-flash A/D implementation using only two comparators [184]. Targeting implementation in digital VLSI processes, delay-line based window A/D converters have been introduced in [181]. Instead of analog comparators, the voltage-dependent delay characteristic of logic gates is used to perform voltage-to-delay and delay-to-digital conversion. Current sensing using delay-line A/D has been proposed in [242]. The delay-line A/D concept has been developed further in [189], where a high-performance, low-power, programmable architecture has been demonstrated. A similar approach, using a ring-oscillator A/D, targeting very

low-power mobile applications, has been described in [185]. An alternative A/D circuit realization approach, using threshold inverter quantization (TIQ) has been proposed in [243]. In the TIQ A/D approach, logic inverters with programmed thresholds replace analog comparators, enabling fast conversion and asynchronous sampling in a high-performance digital hysteretic controller [243].

19.5 Summary of Key Points

1. Digital control has become a practical technique for high-performance switching power conversion systems that enables higher-level control functionality in modern power management systems. These control systems include analog-to-digital converters and digital pulse-width modulators that perform signal quantization/sampling of both amplitude and time. These quantization effects introduce new phenomena that may limit controller performance and that should be considered in the closed-loop design.
2. The analog system modeling, analysis, and design techniques of earlier chapters can be adapted to the case when the controller/compensator is implemented digitally. The loop gain $T_d(j\omega)$ of the digital control system includes both the gains of the analog portions such as $G_{vd}(j\omega)$ and $H(j\omega)$ as well as the gains of the A/D converter, digital compensator, and the DPWM.
3. An approach to incorporate the digital controller discrete-time response $G_{cd}(z)$ into the continuous-time response $G_{vd}(s)H(s)$ of the analog portion of the system is developed in this chapter. Approximations can be employed that relate the digital and analog signals associated with integration: the trapezoidal approximation Eq. (19.35) provides a way to connect the s -plane transfer functions of the analog portion and the z -plane transfer functions of the digital portion. The magnitude and phase of the loop gain $T_d(j\omega)$ can be found and plotted, and the important quantities such as the crossover frequency and phase margin can be evaluated.
4. The \mathcal{Z} -transform is a well-known approach for modeling discrete-time digital systems such as the digital compensator. This approach provides a direct and simple way to represent the operation of digital compensators. The definition $z = e^{sT_s}$, or the trapezoidal approximation (19.35), leads to a direct connection between the \mathcal{Z} -transform of the digital domain and the Laplace transform of the analog domain.
5. The converter modeling and analog controller design techniques of earlier chapters can be employed as a starting point for design of a digital controller. The delays inherent in the digital controller elements must be added. A PI, PD, or PID compensator is designed as discussed in Chap. 9, that then is translated to the z -domain as discussed in Sect. 19.3. Section 19.4 describes implementation of the compensator algorithm in digital hardware.

PROBLEMS

- 19.1** A microcontroller operates at $f_{clk} = 120$ MHz clock frequency and has counter-based DPWM units. Assuming trailing-edge pulse-width modulation, calculate the DPWM resolution as the number of bits n_{DPWM} available when the microcontroller is used to implement a digital controller around a switched-mode power converter operating at different switching frequencies: (i) $f_s = 100$ kHz, (ii) $f_s = 250$ kHz, or (iii) $f_s = 1$ MHz.

- 19.2** A microcontroller has high-resolution DPWM units, which offer 150 ps timing resolution. Assuming trailing-edge pulse-width modulation, calculate the DPWM resolution as the number of bits n_{DPWM} available when the microcontroller is used to implement a digital controller around a switched-mode power converter operating at different switching frequencies: (i) $f_s = 100$ kHz, (ii) $f_s = 250$ kHz, or (iii) $f_s = 1$ MHz.
- 19.3** A digital controller, which includes an n_{DPWM} -bit DPWM, is used to control a switched-mode power converter having dc conversion ratio $M(D) = V/V_g$. Derive an expression for the voltage positioning resolution $p_v = \Delta V/V$ in %, where ΔV is a step in the output voltage V that corresponds to a least significant bit (LSB) step q_{DPWM} in duty cycle D . The expression for p_v should be in terms of $M(D)$ and n_{DPWM} . Based on this general expression, derive p_v as a function of D and n_{DPWM} for the three basic conversion ratios: (i) buck $M(D) = D$, (ii) boost $M(D) = 1/(1-D)$, and (iii) buck-boost $M(D) = D/(1-D)$. In the three cases considered, how difficult is it to precisely position the output voltage at high step-down or high step-up conversion ratios?
- 19.4** A microcontroller has A/D converters with $n_{A/D}$ -bit resolution and full-scale voltage V_{FS} . The microcontroller is used to implement a digital controller around a switched-mode power converter so that the output voltage is regulated at $V = V_{ref}/H_o$, where H_o is the voltage sensing gain at dc. To allow for proper operation during transients, the A/D converter must not saturate as long as the output voltage remains within $\pm 10\%$ of the nominal output voltage V . Choose V_{ref} and H_o as functions of V and V_{FS} to achieve the best possible resolution ΔV in output voltage regulation, where ΔV corresponds to the zero-error bin of the A/D converter. Given $n_{A/D} = 10$, $V_{FS} = 2$ V, and $V = 12$ V, calculate numerical values for V_{ref} , H_o , and ΔV .
- 19.5** A digital controller has a window A/D converter with a number of $q_{A/D}$ bins centered around an analog reference voltage V_{ref} . The controller is used around a switched-mode power converter so that the output voltage is regulated at $V = V_{ref}/H_o$, where H_o is the voltage sensing gain at dc. To allow for proper operation during transients, the A/D converter must not saturate as long as the output voltage remains within $\pm 10\%$ of the nominal output voltage V . How many $q_{A/D}$ bins are required in the window A/D converter? Given $V_{ref} = 2$ V, $q_{A/D} = 5$ mV, and $V = 12$ V, calculate numerical values for H_o , ΔV corresponding to $q_{A/D}$, and the number of bins required.
- 19.6** An analog proportional-derivative (PD) compensator transfer function is

$$G_c(s) = G_{c0} \frac{1 + \frac{s}{\omega_z}}{1 + \frac{s}{\omega_p}}$$

where $G_{c0} = 1$, $f_z = 10$ kHz and $f_p = 100$ kHz. As discussed in Sect. 9.5.1, the analog PD compensator offers the largest phase lead at $f_x = \sqrt{f_z f_p} = 31.6$ kHz. You may use MATLAB or a tool of your choice to perform mapping and calculations requested in this problem.

- (a) Construct the Bode plot of $G_c(s)$ magnitude and phase. Calculate the magnitude (in dB) and phase (in degrees) responses at (i) $f = f_z$, (ii) $f = f_x$, and (iii) $f = f_p$.
- (b) Using bilinear mapping with prewarp at $f_{prewarp} = f_x$, map $G_c(s)$ to $G_{cd}^*(z)$. Calculate the magnitude (in dB) and phase (in degrees) responses of G_{cd}^* at (i) $f = f_z$, (ii) $f = f_x$, and (iii) $f = f_p$, and compare to the results obtained in part (a) for three different sampling frequencies: $f_s = 500$ kHz, $f_s = 250$ kHz, and $f_s = 150$ kHz. Overlay Bode plots of G_c and G_{cd}^* for the three different sampling frequencies.

- 19.7** Figure 19.22 shows a boost voltage regulator similar to the closed-loop regulated boost converter in Problem 9.3, except that the controller is implemented digitally. Converter components can be considered ideal. The voltage sensor transfer function is

$$H(s) = \frac{H_o}{1 + \frac{s}{\omega_p}}$$

where $H_o = 1/120$, and $f_p = 10$ kHz. The voltage reference is $V_{ref} = 1$ V. The full-scale voltage of the A/D converter is $V_{FS} = 2$ V. The controller employs a trailing-edge DPWM with $V_M = 1$ V, and an integral discrete-time compensator $G_{cd}(z)$. In parts (a)–(c) of the problem, you may assume that the A/D converter and the DPWM are very high-resolution components with unity gains. The A/D converter is sampling the sensed voltage v_s once per switching period, and the delay in the digital control loop is $t_d = t_{mod} = DT_s$. To construct requested Bode plots and to perform numerical calculations you may use MATLAB or a tool of your choice.




Fig. 19.22 Digitally controlled boost converter of Problem 19.7

- (a) Determine steady-state dc output voltage V , duty cycle D , and delay t_d in the digital control loop.
- (b) Assuming analog controller implementation with a negligible delay, design an analog integral compensator $G_c(s) = K_c/s$, i.e., determine K_c to obtain crossover frequency $f_c = 125$ Hz. With this $G_c(s)$, construct the Bode plot of the loop gain $T(s)$ magnitude and phase. Label values of all corner frequencies and Q -factors, as appropriate. Determine phase margin.
- (c) Following the design procedure of Sect. 19.3, design a discrete-time integral compensator $G_{cd}(z)$ to achieve the same crossover frequency and phase margin specifications

as in part (b). Overlay Bode plots of the magnitude and phase responses of $T(s)$ and $T_d(z)$ and numerically verify the values obtained for the crossover frequency and the phase margin.

- (d) Find the minimum A/D resolution $n_{A/D}$ and the minimum DPWM resolution n_{DPWM} required so that the dc output voltage is regulated to within ± 0.25 V, and so that the necessary no-limit-cycling conditions in Eq. (19.79) are met.




Fig. 19.23 Digitally controlled forward converter of Problem 19.8

- 19.8** Figure 19.23 shows a digitally controlled forward converter. This closed-loop voltage regulator is similar to the system with the analog controller in Problem 9.5. The quiescent value of the input voltage is $V_g = 380$ V. The transformer has turns ratio $n_1/n_3 = 4.5$. The duty cycle produced by the digital pulse-width modulator is restricted to the range $0 \leq d(t) \leq 0.5$ and in that range $d(t) = v_c[n]/V_M$ where $V_M = 1$ V. The DPWM employs dual-edge modulation and has $n_{DPWM} = 12$ -bit resolution. The A/D converter has $n_{A/D} = 9$ -bit resolution and is sampling the sensed voltage v_s once per switching period T_s . The delay in the digital control loop is $t_d = T_s/2$. The A/D converter and the DPWM have unity gains. Converter components can be considered ideal, and parameter values are shown in Fig. 19.23. The small-signal models and transfer functions of forward and buck converters are similar. The transformer magnetizing inductance has negligible influence on the converter dynamics, and can be ignored. The discrete-time compensator is

$$G_{cd}(z) = 0.1152 \frac{z - 0.91}{z - 1}$$

You may use MATLAB or a tool of your choice to perform mapping, calculations, and plotting.

- (a) Determine the quiescent values of the duty cycle D and the output voltage V .
- (b) Derive expressions for the control-to-output transfer function $G_{vd}(s)$ and the uncompensated loop gain $T_u(s)$, including effects of the voltage sensor transfer function $H(s) = v_s/v$, and delay t_d in the digital control loop.
- (c) Construct a Bode plot of the loop gain T_d magnitude and phase. What is the crossover frequency? What is the phase margin?
- (d) Are the necessary no-limit-cycling conditions in Eq. (19.79) satisfied for the system in Fig. 19.23?




Fig. 19.24 Digitally controlled buck–boost voltage regulator system, Problem 19.9

19.9 Design of a digitally controlled buck–boost voltage regulator. This design problem is similar to Problem 9.9, except that the controller is implemented digitally. The buck–boost converter of Fig. 19.24 operates in the continuous conduction mode, with the element values shown. The nominal input voltage is $V_g = 48$ V, and it is desired to regulate the output voltage at -15 V. Design the best compensator that you can, which has high crossover frequency (but no greater than 10% of the switching frequency), large loop gain over the bandwidth of the feedback loop, and phase margin of at least 45° . The A/D converter, which has up to 12-bit resolution, $n_{A/D} \leq 12$, samples the sensed output voltage once per switching period. The DPWM, which has up to 10-bit resolution, $n_{DPWM} \leq 10$ uses trailing-edge modulation. The delay in the digital control loop is $t_d = t_{mod} = DT_s$. The A/D converter and the DPWM have unity gains. The sensor $H(s)$ has an inverting gain, and includes a single-pole anti-aliasing filter

$$H(s) = -\frac{H_0}{1 + \frac{s}{\omega_p}}$$

where $H_0 > 0$ and $f_p = 100$ kHz. In the design, you may use MATLAB or a tool of your choice to perform mapping, plotting and calculations.

- (a) Specify the required value of H_0 . Select $n_{A/D}$ and n_{DPWM} to achieve best possible dc voltage regulation while meeting the necessary no-limit-cycling condition expressed in Eq. (19.76).
- (b) Design the discrete-time compensator $G_{cd}(z)$. Construct Bode plots of the uncompensated loop gain T_{ud} magnitude and phase (including effects of delay in the feedback loop), as well as the magnitude and phase of your compensator transfer function $G_{cd}(z)$. Label the important features of your plots. Verify that the no-limit-cycling conditions expressed in Eq. (19.79) are satisfied.
- (c) Construct Bode diagrams of the magnitude and phase of your compensated loop gain $T_d(z)$, and also of the magnitude of the quantities $T_d/(1 + T_d)$ and $1/(1 + T_d)$. Calculate crossover frequency and phase margin.
- (d) Discuss your design. What prevents you from further increasing the crossover frequency?




Fig. 19.25 Boost converter with analog average current-mode control

- 19.10** Figure 19.25 shows a boost converter with analog average current-mode control of the inductor current. The analog compensator transfer function is

$$G_{ci}(s) = G_{cm} \frac{1 + \frac{\omega_z}{s}}{1 + \frac{s}{\omega_p}}$$

where $G_{cm} = 0.63$, $f_z = 4$ kHz, $f_p = 25$ kHz. The current sensing gain is $R_f = 0.25 \Omega$. Figure 19.26 shows the same converter with average current-mode control implemented digitally. Current sensing includes an analog single-pole anti-aliasing filter

$$\frac{v_s}{i_L} = R_f \frac{1}{1 + \frac{s}{\omega_a}}$$

where $R_f = 0.25 \Omega$ and $f_a = 200$ kHz. In both cases, the power stage parameters are the same and losses can be neglected. You may assume that the A/D converter and




Fig. 19.26 Boost converter with digital average current-mode control




Fig. 19.27 Timing diagram for the digitally controlled boost converter in Fig. 19.26

the DPWM are very high-resolution components with unity gains. A timing diagram illustrating sampling of the inductor current and operation of the digital pulse-width modulator is shown in Fig. 19.27. Note that a dual-edge (triangle-wave) DPWM is employed. In the design of the digital controller you only need to consider the modular delay $t_d = t_{mod} = T_s/2$, as shown in Fig. 19.27. You may use MATLAB or a tool of your choice to perform calculations, and to construct Bode plots.

- a) For the analog average current-mode controlled converter of Fig. 19.25, determine the steady-state operating point, *i.e.*, find the dc values of I_L , V , D , V_c and V_{ref} , where V_{ref} is the reference input for the current control loop.
- b) For the analog average current-mode controlled converter of Fig. 19.25, at the operating point found in part (a), plot the magnitude and phase responses of the current loop gain $T_i(s)$, and determine crossover frequency f_{ci} and phase margin ϕ_i .
- c) For the digital average current-mode controlled converter of Fig. 19.26, determine the steady-state operating point, *i.e.*, find the dc values of I_L , V , D , $V_c[n]$, and V_{ref} .
- d) Given the modulator delay t_d , find the additional phase lag $\Delta\phi_d$ in the digital control loop at the frequency f_{ci} found in part (b).
- e) Design a discrete-time compensator $G_{cid}^*(z)$ so that the crossover frequency and the phase margin in the digitally controlled converter are the same as the values found in part (b). Use bilinear mapping with prewarping at f_{ci} . Express $G_{cid}^*(z)$ in factored pole/zero form. Show the work documenting your design process. Overlay plots of the magnitude and phase responses of the loop gain T_i found in part (b) and the loop gain T_{id} in the digitally controlled converter.

Part V

Modern Rectifiers and Power System Harmonics



Power and Harmonics in Nonsinusoidal Systems

Rectification used to be a much simpler topic. A textbook could cover the topic simply by discussing the various circuits, such as the peak-detection and inductor-input rectifiers, the phase-controlled bridge, polyphase transformer connections, and perhaps multiplier circuits. But recently, rectifiers have become much more sophisticated, and are now systems rather than mere circuits. They often include pulse-width modulated converters such as the boost converter, with control systems that regulate the ac input current waveform. So modern rectifier technology now incorporates many of the dc–dc converter fundamentals.

The reason for this is the undesirable ac line current harmonics, and low power factors, of conventional peak-detection and phase-controlled rectifiers. The adverse effects of power system harmonics are well-recognized. These effects include: unsafe neutral current magnitudes in three-phase systems, heating and reduction of life in transformers and induction motors, degradation of system voltage waveforms, unsafe currents in power factor correction capacitors, and malfunctioning of certain power system protection elements. In a real sense, conventional rectifiers are harmonic polluters of the ac power distribution system. With the widespread deployment of electronic equipment in our society, rectifier harmonics have become a significant and measurable problem. Thus there is a need for *high-quality rectifiers*, which operate with high power factor, high efficiency, and reduced generation of harmonics. Several international standards now exist that specifically limit the magnitudes of harmonic currents, for both high-power equipment such as industrial motor drives and low-power equipment such as electronic ballasts for fluorescent lamps and power supplies for office equipment.

This chapter treats the flow of energy in power systems containing nonsinusoidal waveforms. Average power, rms values, and power factor are expressed in terms of the Fourier series of the voltage and current waveforms. Harmonic currents in three-phase systems are discussed, and present-day standards are listed. The following chapters treat harmonics and harmonic mitigation in conventional line-commutated rectifiers, high-quality rectifier circuits and their models, and control of high-quality rectifiers.




Fig. 20.1 Observe the transmission of energy through surface S

20.1 Average Power

Let us consider the transmission of energy from a source to a load, through a given surface as in Fig. 20.1. In the network of Fig. 20.1, the voltage waveform $v(t)$ (not necessarily sinusoidal) is given by the source, and the current waveform is determined by the response of the load. In the more general case in which the source output impedance is significant, then $v(t)$ and $i(t)$ both depend on the characteristics of the source and load. Balanced three-phase systems may be treated in the same manner, on a per-phase basis, using a line current and line-to-neutral voltage.

If $v(t)$ and $i(t)$ are periodic, then they may be expressed as Fourier series:

$$\begin{aligned} v(t) &= V_0 + \sum_{n=1}^{\infty} V_n \cos(n\omega t - \varphi_n) \\ i(t) &= I_0 + \sum_{n=1}^{\infty} I_n \cos(n\omega t - \theta_n) \end{aligned} \quad (20.1)$$

where the period of the ac line voltage waveform is defined as $T = 2\pi/\omega$. In general, the instantaneous power $p(t) = v(t)i(t)$ can assume both positive and negative values at various points during the ac line cycle. Energy then flows in both directions between the source and load. It is of interest to determine the net energy transmitted to the load over one cycle, or

$$W_{cycle} = \int_0^T v(t)i(t) dt \quad (20.2)$$

This is directly related to the average power as follows:

$$P_{av} = \frac{W_{cycle}}{T} = \frac{1}{T} \int_0^T v(t)i(t) dt \quad (20.3)$$

Let us investigate the relationship between the harmonic content of the voltage and current waveforms, and the average power. Substitution of the Fourier series, Eq. (20.1), into Eq. (20.3) yields

$$P_{av} = \frac{1}{T} \int_0^T \left(V_0 + \sum_{n=1}^{\infty} V_n \cos(n\omega t - \varphi_n) \right) \left(I_0 + \sum_{n=1}^{\infty} I_n \cos(n\omega t - \theta_n) \right) dt \quad (20.4)$$

To evaluate this integral, we must multiply out the infinite series. It can be shown that the integrals of cross-product terms are zero, and the only contributions to the integral comes from the products of voltage and current harmonics of the same frequency:

$$\int_0^T (V_n \cos(n\omega t - \varphi_n)) (I_m \cos(m\omega t - \theta_m)) dt = \begin{cases} 0 & \text{if } n \neq m \\ \frac{V_n I_n}{2} \cos(\varphi_n - \theta_n) & \text{if } n = m \end{cases} \quad (20.5)$$

The average power is therefore

$$P_{av} = V_0 I_0 + \sum_{n=1}^{\infty} \frac{V_n I_n}{2} \cos(\varphi_n - \theta_n) \quad (20.6)$$

So net energy is transmitted to the load only when the Fourier series of $v(t)$ and $i(t)$ contain terms at the same frequency. For example, if $v(t)$ and $i(t)$ both contain third harmonic, then net energy is transmitted at the third harmonic frequency, with average power equal to

$$\frac{V_3 I_3}{2} \cos(\varphi_3 - \theta_3) \quad (20.7)$$

Here, $V_3 I_3 / 2$ is equal to the rms volt-amperes of the third harmonic current and voltage. The $\cos(\varphi_3 - \theta_3)$ term is a displacement term which accounts for the phase difference between the third harmonic voltage and current.




Fig. 20.2 Voltage, current, and instantaneous power waveforms, example 1. The voltage contains only fundamental and the current contains only third harmonic. The average power is zero

Some examples of power flow in systems containing harmonics are illustrated in Figs. 20.2 to 20.4. In example 1, Fig. 20.2, the voltage contains fundamental only, while the current contains third harmonic only. It can be seen that the instantaneous power waveform $p(t)$ has a zero average value, and hence P_{av} is zero. Energy circulates between the source and load, but over one cycle the net energy transferred to the load is zero. In example 2, Fig. 20.3, the voltage and current each contain only third harmonic. The average power is given by Eq. (20.7) in this case.

In example 3, Fig. 20.4, the voltage waveform contains fundamental, third harmonic, and fifth harmonic, while the current contains fundamental, fifth harmonic, and seventh harmonic, as follows:




Fig. 20.3 Voltage, current, and instantaneous power waveforms, example 2. The voltage and current each contain only third harmonic, and are in phase. Net energy is transmitted at the third harmonic frequency




Fig. 20.4 Voltage, current, and instantaneous power waveforms, example 3. The voltage contains fundamental, third, and fifth harmonics. The current contains fundamental, fifth, and seventh harmonics. Net energy is transmitted at the fundamental and fifth harmonic frequencies

$$\begin{aligned}v(t) &= 1.2 \cos(\omega t) + 0.33 \cos(3\omega t) + 0.2 \cos(5\omega t) \\i(t) &= 0.6 \cos(\omega t + 30^\circ) + 0.1 \cos(5\omega t + 45^\circ) + 0.1 \cos(7\omega t + 60^\circ)\end{aligned}\quad (20.8)$$

Average power is transmitted at the fundamental and fifth harmonic frequencies, since only these frequencies are present in both waveforms. The average power is found by evaluation of

Eq. (20.6); all terms are zero except for the fundamental and fifth harmonic terms, as follows:

$$p_{av} = \frac{(1.2)(0.6)}{2} \cos(30^\circ) + \frac{(0.2)(0.1)}{2} \cos(45^\circ) = 0.32 \quad (20.9)$$

The instantaneous power and its average are illustrated in Fig. 20.4.

20.2 Root-Mean-Square (RMS) Value of a Waveform

The rms value of a periodic waveform $v(t)$ with period T is defined as

$$(\text{rms value}) = \sqrt{\frac{1}{T} \int_0^T v^2(t) dt} \quad (20.10)$$

The rms value can also be expressed in terms of the Fourier components. Insertion of Eq. (20.1) into Eq. (20.10), and simplification using Eq. (20.5), yields

$$(\text{rms value}) = \sqrt{V_0^2 + \sum_{n=1}^{\infty} \frac{V_n^2}{2}} \quad (20.11)$$

Again, the integrals of the cross-product terms are zero. This expression holds when the waveform is a current:

$$(\text{rms current}) = \sqrt{I_0^2 + \sum_{n=1}^{\infty} \frac{I_n^2}{2}} \quad (20.12)$$

Thus, the presence of harmonics in a waveform always increases its rms value. In particular, in the case where the voltage $v(t)$ contains only fundamental while the current $i(t)$ contains harmonics, then the harmonics increase the rms value of the current while leaving the average power unchanged. This is undesirable, because the harmonics do not lead to net delivery of energy to the load, yet they increase the $I_{rms}^2 R$ losses in the system.

In a practical system, series resistances always exist in the source, load, and/or transmission wires, which lead to unwanted power losses obeying the expression

$$(\text{rms current})^2 R_{series} \quad (20.13)$$

Examples of such loss elements are the resistance of ac generator windings, the resistance of the wire connecting the source and load, the resistance of transformer windings, and the resistance of semiconductor devices, and magnetics windings in switching converters. Thus, it is desired to make the rms current as small as possible, while transferring the required amount of energy and average power to the load.

Shunt resistances usually also exist, which cause power loss according to the relation

$$\frac{(\text{rms voltage})^2}{R_{shunt}} \quad (20.14)$$

Examples include the core losses in transformers and ac generators, and switching converter transistor switching loss. Therefore, it is desired to also make the rms voltage as small as possible while transferring the required average power to the load.

20.3 Power Factor

Power factor is a figure-of-merit that measures how effectively energy is transmitted between a source and load network. It is measured at a given surface as in Fig. 20.1, and is defined as

$$\text{power factor} = \frac{(\text{average power})}{(\text{rms voltage})(\text{rms current})} \quad (20.15)$$

The power factor always has a value between zero and one. The ideal case, unity power factor, occurs for a load that obeys Ohm's Law. In this case, the voltage and current waveforms have the same shape, contain the same harmonic spectrum, and are in phase. For a given average power throughput, the rms current and voltage are minimized at maximum (unity) power factor, that is, with a linear resistive load. In the case where the voltage contains no harmonics but the load is nonlinear and contains dynamics, then the power factor can be expressed as a product of two terms, one resulting from the phase shift of the fundamental component of the current, and the other resulting from the current harmonics.

20.3.1 Linear Resistive Load, Nonsinusoidal Voltage

In this case, the current harmonics are in phase with, and proportional to, the voltage harmonics. As a result, all harmonics result in the net transfer of energy to the load. The current harmonic magnitudes and phases are

$$I_n = \frac{V_n}{R} \quad (20.16)$$

$$\theta_n = \varphi_n \quad \text{so } \cos(\theta_n - \varphi_n) = 1 \quad (20.17)$$

The rms voltage is again

$$(\text{rms voltage}) = \sqrt{V_0^2 + \sum_{n=1}^{\infty} \frac{V_n^2}{2}} \quad (20.18)$$

and the rms current is

$$\begin{aligned} (\text{rms current}) &= \sqrt{I_0^2 + \sum_{n=1}^{\infty} \frac{I_n^2}{2}} = \sqrt{\frac{V_0^2}{R^2} + \sum_{n=1}^{\infty} \frac{V_n^2}{2R^2}} \\ &= \frac{1}{R}(\text{rms voltage}) \end{aligned} \quad (20.19)$$

By use of Eq. (20.6), the average power is

$$\begin{aligned} P_{av} &= V_0 I_0 + \sum_{n=1}^{\infty} \frac{V_n I_n}{2} \cos(\varphi_n - \theta_n) \\ &= \frac{V_0^2}{R} + \sum_{n=1}^{\infty} \frac{V_n^2}{2R} \\ &= \frac{1}{R}(\text{rms voltage})^2 \end{aligned} \quad (20.20)$$

Insertion of Eqs. (20.19) and (20.20) into Eq. (20.15) then shows that the power factor is unity. Thus, if the load is linear and purely resistive, then the power factor is unity regardless of the harmonic content of $v(t)$. The harmonic content of the load current waveform $i(t)$ is identical to that of $v(t)$, and all harmonics result in the transfer of energy to the load. This raises the possibility that one could construct a power distribution system based on nonsinusoidal waveforms in which the energy is efficiently transferred to the load.

20.3.2 Nonlinear Dynamical Load, Sinusoidal Voltage

If the voltage $v(t)$ contains a fundamental component but no dc component or harmonics, so that $V_0 = V_2 = V_3 = \dots = 0$, then harmonics in $i(t)$ do not result in transmission of net energy to the load. The average power expression, Eq. (20.6), becomes

$$P_{av} = \frac{V_1 I_1}{2} \cos(\varphi_1 - \theta_1) \quad (20.21)$$

However, the harmonics in $i(t)$ do affect the value of the rms current:

$$(\text{rms current}) = \sqrt{I_0^2 + \sum_{n=1}^{\infty} \frac{I_n^2}{2}} \quad (20.22)$$

Hence, as in example 1 (Fig. 20.2), harmonics cause the load to draw more rms current from the source, but not more average power. Increasing the current harmonics does not cause more energy to be transferred to the load, but does cause additional losses in series resistive elements R_{series} .

Also, the presence of load dynamics and reactive elements, which causes the phase of the fundamental components of the voltage and current to differ by $(\theta_1 - \varphi_1)$, also reduces the power factor. The $\cos(\varphi_1 - \theta_1)$ term in the average power Eq. (20.21) becomes less than unity. However, the rms value of the current, Eq. (20.22), does not depend on the phase. So shifting the phase of $i(t)$ with respect to $v(t)$ reduces the average power without changing the rms voltage or current, and hence the power factor is reduced.

By substituting Eqs. (20.21) and (20.22) into (20.15), we can express the power factor for the sinusoidal voltage in the following form:

$$\begin{aligned} (\text{power factor}) &= \left(\frac{\frac{I_1}{\sqrt{2}}}{\sqrt{I_0^2 + \sum_{n=1}^{\infty} \frac{I_n^2}{2}}} \right) (\cos(\varphi_1 - \theta_1)) \\ &= (\text{distortion factor})(\text{displacement factor}) \end{aligned} \quad (20.23)$$

So when the voltage contains no harmonics, then the power factor can be written as the product of two terms. The first, called the *distortion factor*, is the ratio of the rms fundamental component of the current to the total rms value of the current

$$(\text{distortion factor}) = \left(\frac{\frac{I_1}{\sqrt{2}}}{\sqrt{I_0^2 + \sum_{n=1}^{\infty} \frac{I_n^2}{2}}} \right) = \frac{(\text{rms fundamental current})}{(\text{rms current})} \quad (20.24)$$




Fig. 20.5 Distortion factor vs. total harmonic distortion

The second term of Eq. (20.23) is called the *displacement factor*, and is the cosine of the angle between the fundamental components of the voltage and current waveforms.

The *total harmonic distortion* (THD) is defined as the ratio of the rms value of the waveform not including the fundamental, to the rms fundamental magnitude. When no dc is present, this can be written as:

$$(THD) = \frac{\sqrt{\sum_{n=2}^{\infty} I_n^2}}{I_1} \quad (20.25)$$

The total harmonic distortion and the distortion factor are closely related. Comparison of Eqs. (20.24) and (20.25), with $I_0 = 0$, leads to

$$(\text{distortion factor}) = \frac{1}{\sqrt{1 + (\text{THD})^2}} \quad (20.26)$$

This equation is plotted in Fig. 20.5. The distortion factor of a waveform with a moderate amount of distortion is quite close to unity. For example, if the waveform contains third harmonic whose magnitude is 10% of the fundamental, the distortion factor is 99.5%. Increasing the third harmonic to 20% decreases the distortion factor to 98%, and a 33% harmonic magnitude yields a distortion factor of 95%. So the power factor is not significantly degraded by the presence of harmonics unless the harmonics are quite large in magnitude.

An example of a case in which the distortion factor is much less than unity is the conventional peak-detection rectifier of Fig. 20.6. In this circuit, the ac line current consists of short-duration current pulses occurring at the peak of the voltage waveform. The fundamental component of the line current is essentially in phase with the voltage, and the displacement factor is close to unity. However, the low-order current harmonics are quite large, close in magnitude to that of the fundamental—a typical current spectrum is given in Fig. 20.7. The distortion factor of peak-detection rectifiers is usually in the range 55%–65%. The resulting power factor is similar in value.

In North America, the standard 120 V power outlet is protected by a 15 A circuit breaker. In consequence, the available load power is quite limited. Derating the circuit breaker current




Fig. 20.6 Conventional peak-detection rectifier




Fig. 20.7 Typical ac line current spectrum of a single-phase peak-detection rectifier. Harmonics 1 to 19 are shown

by 20%, assuming typical efficiencies for the dc–dc converter and peak-detection rectifier, and with a power factor of 55%, one obtains the following estimate for the maximum available dc load power:

$$\begin{aligned}
 & (\text{ac voltage}) (\text{derated breaker current}) (\text{power factor}) (\text{rectifier efficiency}) \\
 & = (120\text{V}) \quad (80\% \text{ of } 15 \text{ A}) \quad (0.55) \quad (0.98) \quad (20.27) \\
 & = 776 \text{ W}
 \end{aligned}$$

The less-than-unity efficiency of a dc–dc converter would further reduce the available dc load power. Using a peak-detection rectifier to supply a load power greater than this requires that the user installs higher amperage and/or higher voltage service, which is inconvenient and costly. The use of a rectifier circuit having nearly unity power factor would allow a significant increase in available dc load power:

$$\begin{aligned}
 & (\text{ac voltage}) (\text{derated breaker current}) (\text{power factor}) (\text{rectifier efficiency}) \\
 & = (120\text{V}) \quad (80\% \text{ of } 15\text{A}) \quad (0.99) \quad (0.93) \quad (20.28) \\
 & = 1325\text{W}
 \end{aligned}$$

or almost twice the available power of the peak-detection rectifier. This alone can be a compelling reason to employ high-quality rectifiers in commercial systems.




Fig. 20.8 Power phasor diagram for a sinusoidal system, illustrating the voltage, current, and complex power phasors

20.4 Power Phasors in Sinusoidal Systems

The apparent power is defined as the product of the rms voltage and rms current. Apparent power is easily measured—it is simply the product of the readings of a voltmeter and ammeter placed in the circuit at the given surface. Many power system elements, such as transformers, must be rated according to the apparent power that they are able to supply. The unit of apparent power is the volt-ampere, or VA. The power factor, defined in Eq. (20.15), is the ratio of average power to apparent power.

In the case of sinusoidal voltage and current waveforms, we can additionally define the *complex power* S and the *reactive power* Q . If the sinusoidal voltage $v(t)$ and current $i(t)$ can be represented by the phasors V and I , then the complex power is a phasor defined as

$$S = VI^* = P + jQ \quad (20.29)$$

Here, I^* is the complex conjugate of I , and j is the square root of -1 . The magnitude of S , or $\|S\|$, is equal to the *apparent power*, measured in VA. The real part of S is the average power P , having units of watts. The imaginary part of S is the reactive power Q , having units of reactive volt-amperes, or VARs.

A phasor diagram illustrating S , P , and Q , is given in Fig. 20.8. The angle $(\varphi_1 - \theta_1)$ is the angle between the voltage phasor V and the current phasor I . $(\varphi_1 - \theta_1)$ is additionally the phase of the complex power S . The power factor in the purely sinusoidal case is therefore

$$\text{power factor} = \frac{P}{\|S\|} = \cos(\varphi_1 - \theta_1) \quad (20.30)$$

It should be emphasized that this equation is valid only for systems in which the voltage and current are purely sinusoidal. The distortion factor of Eq. (20.24) then becomes unity, and the power factor is equal to the displacement factor as in Eq. (20.30).

The reactive power Q does not lead to net transmission of energy between the source and load. When reactive power is present, the rms current and apparent power are greater than the minimum amount necessary to transmit the average power P . In an inductor, the current

lags the voltage by 90° , causing the displacement factor to be zero. The alternate storing and releasing of energy in an inductor leads to current flow and nonzero apparent power, but the average power P is zero. Just as resistors consume real (average) power P , inductors can be viewed as consumers of reactive power Q . In a capacitor, the current leads to voltage by 90° , again causing the displacement factor to be zero. Capacitors supply reactive power Q , and are commonly placed in the utility power distribution system near inductive loads. If the reactive power supplied by the capacitor is equal to the reactive power consumed by the inductor, then the net current (flowing from the source into the capacitor-inductive-load combination) will be in phase with the voltage, leading unity power factor and minimum rms current magnitude.

It will be seen in the next chapter that phase-controlled rectifiers produce a nonsinusoidal current waveform whose fundamental component lags the voltage. This lagging current does not arise from energy storage, but it does nonetheless lead to a reduced displacement factor, and to rms current and apparent power that are greater than the minimum amount necessary to transmit the average power.

20.5 Harmonic Currents in Three-Phase Systems

The presence of harmonic currents can also lead to some special problems in three-phase systems. In a four-wire three-phase system, harmonic currents can lead to large currents in the neutral conductors, which may easily exceed the conductor rms current rating. Power factor correction capacitors may experience significantly increased rms currents, causing them to fail. In this section, these problems are examined, and the properties of harmonic current flow in three-phase systems are derived.

20.5.1 Harmonic Currents in Three-Phase Four-Wire Networks

Let us consider the three-phase four-wire network of Fig. 20.9. In general, we can express the Fourier series of the line currents and line-neutral voltages as follows:

$$\begin{aligned} i_a(t) &= I_{a0} + \sum_{k=1}^{\infty} I_{ak} \cos(k\omega t - \theta_{ak}) \\ i_b(t) &= I_{b0} + \sum_{k=1}^{\infty} I_{bk} \cos(k(\omega t - 120^\circ) - \theta_{bk}) \\ i_c(t) &= I_{c0} + \sum_{k=1}^{\infty} I_{ck} \cos(k(\omega t + 120^\circ) - \theta_{ck}) \end{aligned} \quad (20.31)$$

$$\begin{aligned} v_{an}(t) &= V_m \cos(\omega t) \\ v_{bn}(t) &= V_m \cos(\omega t - 120^\circ) \\ v_{cn}(t) &= V_m \cos(\omega t + 120^\circ) \end{aligned} \quad (20.32)$$




Fig. 20.9 Current flow in a three-phase four-wire network

The neutral current is therefore $i_n = i_a + i_b + i_c$, or

$$i_n(t) = I_{a0} + I_{b0} + I_{c0} + \sum_{k=1}^{\infty} [I_{ak} \cos(k\omega t - \theta_{ak}) + I_{bk} \cos(k(\omega t - 120^\circ) - \theta_{bk}) + I_{ck} \cos(k(\omega t + 120^\circ) - \theta_{ck})] \quad (20.33)$$

When the load is unbalanced (even though the voltages are balanced and undistorted), we can say little else about the neutral and line currents. If the load is unbalanced and nonlinear, then the line and neutral currents may contain harmonics of any order, including even and triplen harmonics.

Equation (20.33) is considerably simplified in the case where the loads are balanced. A balanced nonlinear load is one in which $I_{ak} = I_{bk} = I_{ck} = I_k$ and $\theta_{ak} = \theta_{bk} = \theta_{ck} = \theta_k$, for all k ; that is, the harmonics of the three phases all have equal amplitudes and phase shifts. In this case, Eq. (20.33) reduces to

$$i_n(t) = 3I_0 + \sum_{k=3,6,9,\dots}^{\infty} 3I_k \cos(k\omega t - \theta_k) \quad (20.34)$$

Hence, the fundamental and most of the harmonics cancel out, and do not appear in the neutral conductor. Thus, it is in the interests of the utility to balance their nonlinear loads as well as their harmonics.

But not all of the harmonics cancel out of Eq. (20.34): the dc and *triplen* (triple- n , or $3, 6, 9, \dots$) harmonics add rather than cancel. The rms neutral current is

$$i_{n,rms} = 3 \sqrt{I_0^2 + \sum_{k=3,6,9,\dots}^{\infty} \frac{I_k^2}{2}} \quad (20.35)$$

Example

A balanced nonlinear load produces line currents containing fundamental and 20% third harmonic: $i_{an}(t) = I_1 \cos(\omega t - \theta_1) + 0.2I_1 \cos(3\omega t - \theta_3)$. Find the rms neutral current, and compare its amplitude to the rms line current amplitude.

Solution:

$$\begin{aligned} i_{n,rms} &= 3 \sqrt{\frac{(0.2I_1)^2}{2}} = \frac{0.6I_1}{\sqrt{2}} \\ i_{1,rms} &= \sqrt{\frac{I_1^2 + (0.2I_1)^2}{2}} = \frac{I_1}{\sqrt{2}} \sqrt{1+0.04} \approx \frac{I_1}{\sqrt{2}} \end{aligned} \quad (20.36)$$

So the neutral current magnitude is 60% of the line current magnitude! The triplen harmonics in the three phases add, such that 20% third harmonic leads to 60% third harmonic neutral current. Yet the presence of the third harmonic has very little effect on the rms value of the line current. Significant unexpected neutral current flows.

20.5.2 Harmonic Currents in Three-Phase Three-Wire Networks

If there is no neutral connection to the wye-connected load, as in Fig. 20.10, then $i_n(t)$ must be zero. If the load is balanced, then Eq. (20.34) still applies, and therefore the dc and triplen harmonics of the load currents must be zero. Therefore, the line currents i_a , i_b , and i_c cannot contain triplen or dc harmonics. What happens is that a voltage is induced at the load neutral point n' , containing dc and triplen harmonics, which eliminates the triplen and dc load current harmonics.

This result is true only when the load is balanced. With an unbalanced load, all harmonics can appear in the line currents, including triplen and dc. In practice, the load is never exactly balanced, and some small amounts of third harmonic line currents are measured.

With a delta-connected load as in Fig. 20.11, there is also no neutral connection, so the line currents cannot contain triplen or dc components. But the loads are connected line-to-line, and are excited by undistorted sinusoidal voltages. Hence triplen harmonic and dc currents do, in general, flow through the nonlinear loads. Therefore, these currents simply circulate around the delta. If the load is balanced, then again no triplen harmonics appear in the line currents.




Fig. 20.10 Current flow in a three-phase three-wire wye-connected network




Fig. 20.11 A balanced nonlinear delta-connected load may generate triplen current harmonics. These harmonics circulate around the delta, but do not flow through the lines if the load phases are balanced

20.5.3 Harmonic Current Flow in Power Factor Correction Capacitors

Harmonic currents tend to flow through shunt-connected power factor correction capacitors. To some extent, this is a good thing because the capacitors tend to low-pass filter the power system currents, and prevent nonlinear loads from polluting the entire power system. The flow of harmonic currents is then confined to the nonlinear load and local power factor correction capacitors, and voltage waveform distortion is reduced. High-frequency harmonic currents tend to flow through shunt capacitors because the capacitor impedance decreases with frequency, while the inductive impedance of transmission lines increases with frequency. In this sense, power factor correction capacitors mitigate the effects of harmonic currents arising from nonlinear loads in much the same way that they mitigate the effects of reactive currents that arise from inductive loads.

But the problem is that the power factor correction capacitors may not be rated to handle these harmonic currents, and hence there is a danger that the capacitors may overheat and fail when they are exposed to significant harmonic currents. The loss in capacitors is modeled using an *equivalent series resistance* (ESR) as shown in Fig. 20.12. The ESR models dielectric loss (hysteresis of the dielectric $D - E$ loop), contact resistance, and foil and lead resistances. Power loss occurs, equal to $i_{rms}^2(\text{esr})$. Dielectric materials are typically poor conductors of heat, so a moderate amount of power loss can cause a large temperature rise in the center of the capacitor. In consequence, the rms current must be limited to a safe value.

Typical power factor correction capacitors are rated by voltage V , frequency f , and reactive power in kVARs. These ratings are computed from the capacitance C and safe rms current I_{rms} , assuming undistorted sinusoidal waveforms, as follows:

$$\text{rated rms voltage } V_{rms} = \frac{I_{rms}}{2\pi f C} \quad (20.37)$$




Fig. 20.12 Capacitor equivalent circuit. Losses are modeled by an equivalent series resistance (ESR)

$$\text{rated rms voltage} = \frac{I_{rms}^2}{2\pi f C} \quad (20.38)$$

In an undistorted system, the rms current, and hence also the capacitor ESR loss, cannot increase unless the rms voltage is also increased. But high-frequency harmonics can lead to larger rms currents without an increased voltage. Any harmonics that flow result in increased rms current beyond the expected value predicted by Eq. (20.37). If the capacitor is not rated to handle additional power loss, then failure or premature aging can occur.

PROBLEMS

- 20.1** Passive rectifier circuit. In the passive rectifier circuit of Fig. 20.13, L is very large, such that the inductor current $i(t)$ is essentially dc. All components are ideal.




Fig. 20.13 Passive rectifier circuit of Problem 20.1

- (a) Determine the dc output voltage, current, and power.
 - (b) Sketch the ac line current waveform $i_g(t)$ and the rectifier output voltage waveform $v_R(t)$.
 - (c) Determine the ac line current rms magnitude, fundamental rms magnitude, and third harmonic rms magnitude. If it is required that the third harmonic magnitude be less than 2.3 A rms, would this rectifier network conform?
 - (d) Determine the power factor, measured at surfaces S_1 and S_2 .
- 20.2** The three-phase rectifier of Fig. 20.14 is connected to a balanced 60 Hz 3ϕ ac480V (rms, line-line) sinusoidal source as shown. All elements are ideal. The inductance L is large, such that the current $i(t)$ is essentially constant, with negligible 360 Hz ripple.
- (a) Sketch the waveform $v_d(t)$.
 - (b) Determine the dc output voltage V
 - (c) Sketch the line current waveforms $i_a(t)$, $i_b(t)$, and $i_c(t)$.
 - (d) Find the Fourier series of $i_a(t)$.
 - (e) Find the distortion factor, displacement factor, power factor, and line current THD.




Fig. 20.14 Three-phase rectifier circuit of Problem 20.2

20.3 Harmonic pollution police. In the network of Fig. 20.15, voltage harmonics are observed at the indicated surface. The object of this problem is to decide whether to blame the source or the load for the observed harmonic pollution. Either the source element or the load element contains a nonlinearity that generates harmonics, while the other element is linear.




Fig. 20.15 Single-phase power system of Problems 20.3 to 20.5

- (a) Consider first the case where the load is a passive linear impedance $Z_2(s)$, and hence its phase lies in the range $-90^\circ \leq \angle Z_2(i\omega) \leq +90^\circ$ for all positive ω . The source generates harmonics. Express the average power P in the form

$$P = \sum_{n=0}^{\infty} P_n$$

where P_n is the average power transmitted to the load by harmonic number n . What can you say about the polarities of the P_n s?

- (b) Consider next the case where the load is nonlinear, while the source is linear and can be modeled by a Thevenin-equivalent sinusoidal voltage source and linear impedance $Z_1(s)$. Again express the average power P as a sum of average powers, as in part (a). What can you say about the polarities of the P_n s in this case?
- (c) The following Fourier series are measured:

| Harmonic number | $v(t)$ | | $i(t)$ | |
|-----------------|-----------|-------|-----------|-------|
| | Magnitude | Phase | Magnitude | Phase |
| 1 | 230 V | 0° | 6 A | -20° |
| 3 | 20 V | 180° | 4 A | 20° |
| 5 | 8 V | 60° | 1 A | -110° |

Who do you accuse? Explain your reasoning.

- 20.4** For the network and waveforms of Problem 20.3, determine the power factor at the indicated surface, and the average power flowing to the load. Harmonics higher in frequency than the fifth harmonic are negligible in magnitude.

- 20.5** Repeat Problem 20.3(c), using the following Fourier series:

| Harmonic number | $v(t)$ | | $i(t)$ | |
|-----------------|-----------|-------|-----------|-------|
| | Magnitude | Phase | Magnitude | Phase |
| 1 | 120 V | 0° | 5 A | 25° |
| 3 | 4 V | 60° | 0.5 A | 40° |
| 5 | 2 V | -160° | 0.2 A | -100° |

- 20.6** A balanced three-phase wye-connected load is constructed using a $20\ \Omega$ resistor in each phase. This load is connected to a balanced three-phase wye-connected voltage source, whose fundamental voltage component is 380 Vrms line-to-line. In addition, each (line-to-neutral) voltage source produces third and fifth harmonics. Each harmonic has amplitude 20 Vrms, and is in phase with the (line-to-neutral) fundamental.

- (a) The source and load neutral points are connected, such that a four-wire system is obtained. Find the Fourier series of the line currents and the neutral current.
- (b) The neutral connection is broken, such that a three-wire system is obtained. Find the Fourier series of the line currents. Also find the Fourier series of the voltage between the source and load neutral points.



Pulse-Width Modulated Rectifiers

To obtain low ac line current THD, the passive techniques described in the previous chapter rely on low-frequency transformers and/or reactive elements. The large size and weight of these elements are objectionable in many applications. This chapter covers active techniques that employ converters having switching frequencies much greater than the ac line frequency. The reactive elements and transformers of these converters are small, because their sizes depend on the converter switching frequency rather than the ac line frequency.

Instead of making do with conventional diode rectifier circuits, and dealing after-the-fact with the resulting low-frequency harmonics, let us consider now how to build a rectifier that behaves as ideally as possible, without generation of line current harmonics. In this chapter, the properties of the *ideal rectifier* are explored, and a model is described. The ideal rectifier presents an effective resistive load to the ac power line; hence, if the supplied ac voltage is sinusoidal, then the current drawn by the rectifier is also sinusoidal and is in phase with the voltage. Converters that approximate the properties of the ideal rectifier are sometimes called *power factor corrected*, because their input power factor is essentially unity [244].

The boost converter, as well as a variety of other converters, can be controlled such that a near-ideal rectifier system is obtained. This is accomplished by control of a high-frequency switching converter, such that the ac line current waveform follows the applied ac line voltage. Both single-phase and three-phase rectifiers can be constructed using PWM techniques. A typical dc power supply system that is powered by the single-phase ac utility contains three major power-processing elements. First, a high-frequency converter with a wide-bandwidth input current controller functions as a near-ideal rectifier. Second, an energy storage capacitor smooths the pulsating power at the rectifier output, and a low-bandwidth controller causes the average input power to follow the power drawn by the load. Finally, a dc–dc converter provides a well-regulated dc voltage to the load. In this chapter, single-phase rectifier systems are discussed, expressions for rms currents are derived, and various converter approaches are compared.

The techniques developed in earlier chapters for modeling and analysis of dc–dc converters are extended in this chapter to treat the analysis, modeling, and control of low-harmonic rectifiers. The CCM models of Chap. 3 are used to compute the average losses and efficiency of CCM PWM converters operating as rectifiers. The results yield insight that is useful in power stage design. Several converter control schemes are known, including peak current programming, average current control, critical conduction mode control, and nonlinear carrier control. Ac modeling of the rectifier control system is also covered.

21.1 Properties of the Ideal Rectifier

It is desired that the ideal single-phase rectifier presents a resistive load to the ac system. The ac line current and voltage will then have the same waveshape and will be in phase. Unity power factor rectification is the result. Thus, the rectifier input current $i_{ac}(t)$ should be proportional to the applied input voltage $v_{ac}(t)$:

$$i_{ac}(t) = \frac{v_{ac}(t)}{R_e} \quad (21.1)$$

where R_e is the constant of proportionality. An equivalent circuit for the ac port of an ideal rectifier is therefore an effective resistance R_e , as shown in Fig. 21.1a. R_e is also known as the *emulated resistance*. It should be noted that the presence of R_e does not imply the generation of heat: the power apparently “consumed” by R_e is actually transferred to the rectifier dc output port. R_e simply models how the ideal rectifier loads the ac power system.

Output regulation is accomplished by variation of the effective resistance R_e , and hence the value of R_e must depend on a control signal $v_{control}(t)$ as in Fig. 21.1b. This allows variation of the rectifier power throughput, since the average power consumed by R_e is

$$P_{av} = \frac{V_{ac,rms}^2}{R_e(v_{control})} \quad (21.2)$$




Fig. 21.1 Development of the ideal rectifier equivalent circuit model: (a) input port resistor emulation; (b) the value of the emulated resistance, and hence the power throughput, is controllable; (c) output port power source characteristic, and complete model

Note that changing R_e results in a time-varying system, with generation of harmonics. To avoid generation of significant amounts of harmonics and degradation of the power factor, variations in R_e and in the control input must be slow with respect to the ac line frequency.

To the extent that the rectifier is lossless and contains negligible internal energy storage, the instantaneous power flowing into R_e must appear at the rectifier output port. Note that the instantaneous power throughput

$$p(t) = \frac{v_{ac}^2(t)}{R_e(v_{control}(t))} \quad (21.3)$$

is dependent only on $v_{ac}(t)$ and the control input $v_{control}(t)$, and is independent of the characteristics of the load connected to the output port. Hence, the output port must behave as a source of constant power, obeying the relationship

$$v(t)i(t) = p(t) = \frac{v_{ac}^2(t)}{R_e} \quad (21.4)$$

The *dependent power source* symbol of Fig. 21.2a is used to denote such an output characteristic. As illustrated in Fig. 21.1c, the output port is modeled by a power source that is dependent on the instantaneous power flowing into R_e .

Thus, a two-port model for the ideal unity-power-factor single-phase rectifier is as shown in Fig. 21.1c [132, 133, 245]. The two port model is also called a *loss-free resistor* (LFR) because (1) its input port obeys Ohm's law, and (2) power entering the input port is transferred directly to the output port without loss of energy. The defining equations of the LFR are as follows:

$$i_{ac}(t) = \frac{v_{ac}(t)}{R_e(v_{control})} \quad (21.5)$$

$$v(t)i(t) = p(t) \quad (21.6)$$

$$p(t) = \frac{v_{ac}^2(t)}{R_e(v_{control})} \quad (21.7)$$




Fig. 21.2 The dependent power source: (a) power source schematic symbol, (b) power sink schematic symbol, (c) i - v characteristic of power source

When the LFR output port is connected to a resistive load of value R , the dc output rms voltages and currents V_{rms} and I_{rms} are related to the ac input rms voltages and currents $V_{ac,rms}$ and $I_{ac,rms}$ as follows:

$$\frac{V_{rms}}{V_{ac,rms}} = \sqrt{\frac{R}{R_e}} \quad (21.8)$$

$$\frac{I_{ac,rms}}{I_{rms}} = \sqrt{\frac{R}{R_e}} \quad (21.9)$$

The properties of the power source and loss-free resistor network are discussed in Chap. 15. Regardless of the specific converter implementation, any single-phase rectifier having near-ideal properties can be modeled using the LFR two-port model.

21.2 Realization of a Near-Ideal Rectifier

Feedback can be employed to cause a converter that exhibits controlled dc transformer characteristics to obey the LFR equations. In the single-phase case, the simplest and least expensive approach employs a full-wave diode rectifier network, cascaded by a dc–dc converter, as in Fig. 21.3. The dc–dc converter is represented by an ideal dc transformer, as discussed in Chap. 3. A control network varies the duty cycle, as necessary to cause the converter input current $i_g(t)$ to be proportional to the applied input voltage $v_g(t)$ as in Eq. (21.1). The effective turns ratio of the ideal transformer then varies with time. Ideal waveforms are illustrated in Fig. 21.4. If the applied input voltage $v_{ac}(t)$ is sinusoidal,

$$v_{ac}(t) = V_M \sin(\omega t) \quad (21.10)$$

then the rectified voltage $v_g(t)$ is

$$v_g(t) = V_M |\sin(\omega t)| \quad (21.11)$$




Fig. 21.3 Synthesis of an ideal rectifier by varying the duty cycle of a PWM dc–dc converter

It is desired that the converter output voltage be a constant dc value $v(t) = V$. The converter conversion ratio must therefore be

$$M(d(t)) = \frac{v(t)}{v_g(t)} = \frac{V}{V_M |\sin(\omega t)|} \quad (21.12)$$

This expression neglects the converter dynamics. As can be seen from Fig. 21.4, the controller must cause the conversion ratio to vary between infinity (at the ac line voltage zero crossings) and some minimum value M_{min} (at the peaks of the ac line voltage waveform). M_{min} is given by

$$M_{min} = \frac{V}{V_M} \quad (21.13)$$

Any converter topology whose ideal conversion ratio can be varied between these limits can be employed in this application.

To the extent that the dc-dc converter is ideal (i.e., if the losses can be neglected and there is negligible low-frequency energy storage), the instantaneous input and output powers are equal. Hence, the output current $i(t)$ in Fig. 21.3 is given by

$$i(t) = \frac{v_g(t)i_g(t)}{V} = \frac{v_g^2(t)}{VR_e} \quad (21.14)$$

Substitution of Eq. (21.11) into Eq. (21.14) then leads to

$$\begin{aligned} i(t) &= \frac{V_M^2}{VR_e} \sin^2(\omega t) \\ &= \frac{V_M^2}{2VR_e} (1 - \cos(2\omega t)) \end{aligned} \quad (21.15)$$

Hence, the converter output current contains a dc component and a component at the second harmonic of the ac line frequency. One of the functions of capacitor C in Fig. 21.3 is to filter out the second harmonic component of $i(t)$, so that the load current (flowing through resistor R) is essentially equal to the dc component

$$I = \langle i(t) \rangle_{T_L} = \frac{V_M^2}{2VR_e} \quad (21.16)$$

where T_L is the period of the applied ac line voltage.




Fig. 21.4 Waveforms of the rectifier system of Fig. 21.3

The average power is

$$P = \frac{V_M^2}{2R_e} \quad (21.17)$$

The above equations are generally valid for PWM converters used as single-phase low-harmonic rectifiers.

21.2.1 CCM Boost Converter

A system based on the CCM boost converter is illustrated in Fig. 21.5 [244, 246, 247]. Ideally, the boost converter can produce any conversion ratio between one and infinity. Hence, the boost converter is capable of producing the $M(d(t))$ given by Eq. (21.12), provided that $V \geq V_M$. Further, the boost converter can produce very low THD, with better transistor utilization than other approaches.

If the boost converter operates in continuous conduction mode, and if the inductor is small enough that its influence on the low-frequency components of the converter waveforms is negligible, then the duty ratio should follow $M(d(t)) = 1/(1 - d(t))$. This implies that the duty ratio should follow the function

$$d(t) = 1 - \frac{v_g(t)}{V} \quad (21.18)$$

This expression is true only in the continuous conduction mode. The boost converter operates in the continuous conduction mode provided that the inductor current ripple

$$\Delta i_g(t) = \frac{v_g(t)d(t)T_s}{2L} \quad (21.19)$$

is greater than the average inductor current, or

$$\langle i_g(t) \rangle_{T_s} = \frac{v_g(t)}{R_e} \quad (21.20)$$

Hence, the converter operates in CCM when

$$\langle i_g(t) \rangle_{T_s} > \Delta i_g(t) \Rightarrow d(t) < \frac{2L}{R_e T_s} \quad (21.21)$$




Fig. 21.5 Rectifier system based on the boost converter

Substitution of Eq. (21.18) into (21.21) and solution for R_e leads to

$$R_e < \frac{2L}{T_s(1 - \frac{v_g(t)}{V})} \quad \text{for CCM} \quad (21.22)$$

Since $v_g(t)$ varies according to Eq. (21.11), Eq. (21.22) may be satisfied at some points on the ac line cycle, and not at others. Since $0 \leq v_g(t) \leq V_M$, we can conclude that the converter operates in CCM over the entire ac line cycle when

$$R_e < \frac{2L}{T_s} \quad (21.23)$$

Equations (21.18) and (21.22) then hold for all t . The converter always operates in DCM when

$$R_e > \frac{2L}{T_s \left(1 - \frac{V_M}{V}\right)} \quad (21.24)$$

For R_e between these limits, the converter operates in DCM when $v_g(t)$ is near zero, and in CCM when $v_g(t)$ approaches V_M .

The static input characteristics of the open-loop boost converter are sketched in Fig. 21.6. The input current $i_g(t)$ is plotted vs. input voltage $v_g(t)$, for various duty cycles $d(t)$. In CCM, the input characteristics of the boost converter are described by

$$\frac{v_g(t)}{V} = 1 - d(t) \quad \text{in CCM} \quad (21.25)$$




Fig. 21.6 Static input characteristics of the boost converter. A typical linear resistive input characteristic is superimposed

To obtain a general plot, we can normalize the input current and input voltage as follows:

$$m_g(t) = \frac{v_g(t)}{V} \quad (21.26)$$


$$j_g(t) = \frac{2L}{VT_s} i_g(t) \quad (21.27)$$

Equation (21.25) then becomes

$$m_g(t) = 1 - d(t) \quad (21.28)$$

This equation is independent of the input current $i_g(t)$, and hence is represented by vertical lines in Fig. 21.6.

Fig. 21.7 Averaged equivalent circuit model of the boost converter operating in DCM, derived in Chap. 15



To derive the boost input characteristic for DCM operation, we can solve the steady-state equivalent circuit model of Fig. 15.16b (reproduced in Fig. 21.7). *Beware:* the natural DCM effective resistance of Chap. 15, $R_e = 2L/d^2T_s$, does not necessarily coincide with the emulated resistance $R_e = v_g/i_g$ of Eq. (21.1). In this chapter, the quantity R_e is defined according to Eq. (21.1). Solution of Fig. 21.7 for the input current $i_g(t)$ leads to:

$$i_g(t) = \frac{v_g(t)}{\left(\frac{2L}{d^2 T_s}\right)} + \frac{p(t)}{V - v_g(t)} \quad (21.29)$$

The instantaneous power consumed by the effective resistor in the model of Fig. 21.7 is

$$p(t) = \frac{v_g^2(t)}{\left(\frac{2L}{d^2 T_s}\right)} \quad (21.30)$$

Substitution of Eq. (21.30) into Eq. (21.29) and simplification leads to

$$\frac{2L}{VT_s} i_g(t) \left(1 - \frac{v_g(t)}{V}\right) = d^2(t) \frac{v_g(t)}{V} \quad \text{in DCM} \quad (21.31)$$

Normalization of this equation according to Eqs. (21.26) and (21.27) yields

$$j_g(t) \left(1 - m_g(t)\right) = d^2 m_g(t) \quad (21.32)$$

This equation describes the curved (DCM) portions of the Fig. 21.6 input characteristics, for low $i_g(t)$.

To express the CCM/DCM mode boundary as a function of $v_g(t)$ and $i_g(t)$, Eqs. (21.1) and (21.22) can be combined, leading to

$$\frac{2L}{VT_s} i_g(t) > \left(\frac{v_g(t)}{V} \right) \left(1 - \frac{v_g(t)}{V} \right) \quad \text{for CCM} \quad (21.33)$$

Normalization of this equation, according to Eqs. (21.26) and (21.27), results in

$$j_g(t) > m_g(t)(1 - m_g(t)) \quad \text{for CCM} \quad (21.34)$$

This equation describes a parabola having roots at $m_g = 0$ and $m_g = 1$, with the maximum value $j_g = 0.25$ at $m_g = 0.5$. The mode boundary equation is plotted as a dashed line in Fig. 21.6.

The complete boost converter input characteristics in Fig. 21.6 have been plotted using Eqs.(21.28), (21.32), and (21.34). Figure 21.6 also illustrates the desired linear resistive input characteristic, Eq. (21.1). For the value of R_e illustrated, the converter operates in DCM for $v_g(t)$ near zero, and in CCM for $v_g(t)$ near V_M . The intersections of boost input characteristics with the desired linear input characteristic illustrate how the controller must choose the duty cycle at various values of $v_g(t)$.

Other converters capable of producing the $M(d(t))$ of Eq. (21.12) include the buck-boost, SEPIC, and Ćuk converters. The boost, SEPIC, and Ćuk converters share the desirable property of nonpulsating input current, and hence require minimal input EMI filtering. The SEPIC produces a non-inverted output voltage. Isolated versions of these converters (see Chap. 6) are also sometimes employed [248–250]. Schemes involving the parallel resonant converter, as well as several types of quasi-resonant converters, are also documented in the literature [251–254].

The open-loop boost converter, when operated in discontinuous conduction mode, is also sometimes used as an approximation of an ideal rectifier. The DCM effective resistance $2L/d^2(t)T_s$ of Fig. 21.7 is then taken as an approximation of the desired emulated resistance of Eq. (21.1). The model differs from that of the ideal rectifier model of Fig. 21.1c in that the power source is connected between the input and output terminals. As a result, harmonics are present in the input current waveform. For example, if $v_g(t)$ is a rectified sinusoid, then the current through the effective resistance $2L/d^2(t)T_s$ will also be a rectified sinusoid. However, the input current $\langle i_g(t) \rangle_{T_s}$ is now equal to the sum of the current through R_e and the current flowing through the power source element. Since the power source is a nonlinear element, $\langle i_g(t) \rangle_{T_s}$ contains harmonics. For large C , the output voltage is essentially constant. The input current waveform is then given by Eq. (21.31). If V is sufficiently large, then the term $(1 - v_g(t)/V)$ is approximately equal to one, and the harmonics in $\langle i_g(t) \rangle_{T_s}$ are small. The zero crossings of $v_g(t)$, $p(t)$, and $\langle i_g(t) \rangle_{T_s}$ coincide. So although the DCM boost converter generates some current harmonics, it is nonetheless possible to construct a low harmonic rectifier that meets harmonic limits. Again, this approach has the disadvantages of the increased peak currents of DCM, and the need for additional filtering of the high-frequency pulsating input currents.

A similar approach is to operate the boost converter at the boundary between the continuous and discontinuous conduction modes. This approach is known as “critical conduction mode” operation. It eliminates the distortion mechanism described above, but requires variable switching-frequency control. This approach is quite popular at low-power levels, and is described further in Sect. 21.3.3.

Other converters not capable of producing the $M(d(t))$ of Eq. (21.12), such as the buck converter, are sometimes employed as the dc–dc converter of Fig. 21.3. Distortion of the ac line current waveform must then occur. Nonetheless, at low-power levels it may be possible to meet the applicable ac line current harmonic standards using such an approach.

21.2.2 Simulation Example: DCM Boost Rectifier

When a boost DCM converter operates at a constant switch duty cycle, the input current approximately follows the input voltage. The DCM effective resistance $2L/d^2(t)T_s$ is an approximation of the emulated resistance R_e of the DCM boost rectifier. Ac line current harmonics are not zero, but the rectifier can still be designed to meet harmonic limits. In this section we consider a DCM boost rectifier example and test its performance by simulation.

An averaged circuit model of the boost DCM rectifier is shown in Fig. 21.8. Full-wave rectified 120 Vrms, 50 Hz ac line voltage is applied to the input of the boost converter. The converter switches are replaced by the CCM-DCM1 averaged switch subcircuit. It is desired to regulate the dc output voltage at $V = 300$ V at output power up to $P_{out} = 120$ W across the load R . The switching frequency is $f_s = 100$ kHz. Let us select the inductance L so that the converter always operates in DCM. From Eq. (21.24), the condition for DCM is as follows:

$$L < \frac{\left(1 - \frac{V_M}{V}\right)R_e}{2f_s} \quad (21.35)$$

where R_e is the emulated resistance of the rectifier and V_M is the peak of the ac line voltage. When line current harmonics and losses are neglected, the rectifier emulated resistance R_e at the specified load power P is

$$R_e = \frac{V_M^2}{2P} \quad (21.36)$$

Given $V_M = 170$ V and R_e found from Eq. (21.36), Eq. (21.35) gives $L < 260\mu H$. The selected inductance is $L = 200\mu H$. A low-bandwidth voltage feedback loop is closed around the




Fig. 21.8 DCM boost rectifier example




Fig. 21.9 Output voltage and ac line current in the DCM boost rectifier example

converter to regulate the dc output voltage. The output voltage is sensed and compared to the reference v_{ref} . A PI compensator is constructed around the LM324 op amp. The output $v_{control}$ of the compensator is the input to the pulse-width modulator. By adjusting the switch duty ratio d , $v_{control}$ adjusts the emulated resistance $R_e = 2L/d^2T_s$ of the rectifier, and thereby controls the power taken from the ac line. In steady state, the input power matches the output power. The dc output voltage V is regulated at the value set by the reference voltage v_{ref} and the voltage divider composed of R_1 and R_2 , as follows:

$$V = v_{ref} \frac{R_1 + R_2}{R_1} = 300V \quad (21.37)$$

Modeling of the low-bandwidth voltage regulation loop is discussed in Sect. 21.4.2.

It is of interest to find ac line current harmonics. First, a long SPICE transient simulation is performed to reach steady-state operation. Then, current harmonics are computed using Fourier analysis applied to the ac line current waveform $i_{ac}(t)$ during one line cycle in steady state. Figure 21.9 shows the steady-state ac line current and output voltage obtained for $R = 900\Omega$, i.e., for 100 W of output power. The output voltage has a dc component equal to 300 V, and an ac ripple component at twice the line frequency. The peak-to-peak voltage ripple at twice the line frequency is approximately 8 V, which compares well with the value (7 V) found from Eq. (21.94). The ac line current has noticeable distortion. The spectrum of the ac line current is shown in Fig. 21.10. The largest harmonic, the third, has an amplitude of 16.6% of the fundamental, and the total harmonic distortion is 16.7%.

We can also examine what happens if the rectifier is overloaded. The steady-state ac line current waveform for the case when the load resistance is $R = 500\Omega$, and the output power is 180 W, is shown in Fig. 21.11. The boost converter operates in CCM near the peak of the ac line voltage; this results in current spikes and significant harmonic distortion.




Fig. 21.10 Spectrum of the ac line current in the DCM boost rectifier




Fig. 21.11 Ac line current of the DCM boost rectifier example, when the output is overloaded

21.2.3 DCM Flyback Converter

In Chap. 15, the loss-free resistor network is used to model converters operating in discontinuous conduction mode. This suggests that DCM converters can also be used as near-ideal rectifiers. Indeed, the buck-boost, flyback, SEPIC, and Ćuk converters, when operated in discontinuous conduction mode without additional control, inherently behave as natural loss-free resistors. The DCM effective resistance R_e found in Chap. 15 to be equal to $2L/D^2T_s$, then coincides with the rectifier emulated resistance of Eq. (21.1). At low-power levels, this can be an effective and low-cost approach. Inrush current limiting is also inherent in this approach, and isolation and scaling via a turns ratio are provided by the transformer. Disadvantages are the increased peak currents of DCM, and the need for additional filtering of the high-frequency pulsating input currents.

A simple low-harmonic rectifier system based on the transformer-isolated flyback converter is illustrated in Fig. 21.12 [245]. The ac line voltage is connected through an input EMI filter to a bridge rectifier and a flyback converter. The flyback converter is operated at constant switching frequency f_s and constant duty cycle D . The converter is designed such that it operates in the discontinuous conduction mode under all conditions. The input EMI filter smooths the pulsating input current waveform, so that $i_{ac}(t)$ is approximately sinusoidal.




Fig. 21.12 Low-harmonic rectifier system incorporating a flyback converter that operates in the discontinuous conduction mode




Fig. 21.13 Averaged equivalent circuit that models the system of Fig. 21.12

The flyback converter is replaced by its averaged equivalent circuit in Fig. 21.13. As discussed in Chap. 15, the terminal waveforms of the flyback converter have been averaged over the switching period T_s , resulting in the loss-free resistor model. This model illustrates how the DCM flyback converter presents a resistive load to the ac input. It also illustrates how the power flow can be controlled, by variation of D to control the value of the emulated resistance R_e .

To design this converter, one must select the value of inductance to be sufficiently small, such that the converter operates in DCM at all points on the ac sine wave, at maximum load. If we denote the lengths of the transistor conduction interval, diode conduction interval, and discontinuous interval as DT_s , d_2T_s , and d_3T_s , respectively, then the converter operates in DCM provided that d_3 is greater than zero. This implies that

$$d_2(t) < 1 - D \quad (21.38)$$

By volt-second balance on the transformer magnetizing inductance, we can express $d_2(t)$ as

$$d_2(t) = D \frac{v_g(t)}{nV} \quad (21.39)$$

Substitution of Eq. (21.39) into Eq. (21.38) and solution for D yields

$$D < \frac{1}{\left(1 + \frac{v_g(t)}{nV}\right)} \quad (21.40)$$

During a given switching period, the converter will operate in DCM provided that the above inequality is satisfied. The worst case occurs when the rectified sinusoid $v_g(t)$ is equal to its peak value V_M . The inequality then becomes

$$D < \frac{1}{\left(1 + \frac{V_M}{nV}\right)} \quad (21.41)$$

If Eq. (21.41) is satisfied, then the converter operates in DCM at all points on the ac line sinusoid.

In steady state, the dc output voltage is given by Eq. (21.8). Upon substitution of the expression for R_e and solution for D , this equation becomes

$$D = \frac{2nV}{V_M} \sqrt{\frac{L}{RT_s}} \quad (21.42)$$

Insertion of this relationship into Eq. (21.41), and solution for L , yields

$$L < L_{crit} = \frac{RT_s}{4\left(1 + \frac{nV}{V_M}\right)^2} \quad (21.43)$$

For variations in load R and peak ac input voltage V_M , the worst case will occur at minimum R (maximum power) and minimum V_M . Hence, the designer should choose L to satisfy

$$L < L_{crit-min} = \frac{R_{min}T_s}{4\left(1 + \frac{nV}{V_{M-min}}\right)^2} \quad (21.44)$$

If this equation is violated, then at maximum load power and minimum input voltage amplitude, the convert will operate in CCM near the peak of the ac sinewave. This will lead to an input current waveform having substantial distortion.

21.3 Control of the Current Waveform

A wide variety of approaches are known for active control of the input current waveform to attain input resistor emulation [177, 178, 255–272]. Average current control [177, 178], input voltage feedforward [177], current-programmed control [258–261], hysteretic control and critical conduction mode control [262–266], and nonlinear carrier control [267–269] are briefly surveyed here. Other approaches include sliding-mode control [270], charge control [271], and ASDTIC control [272].




Fig. 21.14 Sensing and control of the average input current of a boost converter

21.3.1 Average Current Control

Average current control is a popular method of implementing control of the input current waveform in a low-harmonic rectifier. This approach works in both continuous and discontinuous conduction modes, and can produce high-quality current waveforms over a wide range of input voltages and load powers. The problems of crossover distortion, found in some competing schemes such as current programmed control, are largely avoided. Several popular integrated circuits are available that implement average current control. Small-signal modeling of average current controlled converters is discussed in Sect. 18.9.

Figure 21.14 illustrates average current control of the input current waveform $\langle i_g(t) \rangle_{T_s}$ in a boost converter. The input current $i_g(t)$ flows through a shunt resistor. The voltage across this shunt resistor is amplified by an op amp circuit. This op amp circuit contains a low-pass filter characteristic that attenuates the high-frequency switching harmonics. The output voltage $v_a(t)$ of the op amp circuit is proportional to the low-frequency average value of $i_g(t)$:

$$v_a(t) = R_s \langle i_g(t) \rangle_{T_s} \quad (21.45)$$

This signal is compared to the reference voltage $v_r(t)$, to produce an error signal that drives the compensator network and pulse-width modulator as illustrated. If the feedback loop is well designed, then the error signal is small:

$$v_a(t) \approx v_r(t) \quad (21.46)$$

The average current controller causes the sensed current $i_g(t)$ to follow the reference waveform $v_r(t)$.

To cause the input current to be proportional to the input voltage, the reference voltage $v_r(t)$ is derived from the sensed input voltage waveform, as in Fig. 21.15. The current reference




Fig. 21.15 Average current control of a boost converter, to obtain a low-harmonic rectifier

signal $v_r(t)$ is derived from the sensed input voltage $v_g(t)$, and hence has a sinusoidal waveshape. Hence, the average current controller causes the average input current $i_g(t)$ to be proportional to the input voltage $v_g(t)$. The multiplier illustrated in Fig. 21.15 allows adjustment of the constant of proportionality, so that the magnitude of the emulated resistance can be controlled via a control signal $v_{control}(t)$. Let us assume that the multiplier terminal equations are

$$v_r(t) = k_x v_g(t) v_{control}(t) \quad (21.47)$$

Then the emulated resistance is

$$R_e = \frac{v_g(t)}{i_g(t)} = \frac{\left(\frac{v_r(t)}{k_x v_{control}(t)} \right)}{\left(\frac{v_a(t)}{R_s} \right)} \quad (21.48)$$

Here, Eqs. (21.47) and (21.45) have been used to eliminate v_g and i_g . Substitution of Eq. (21.46) leads to the result

$$R_e(v_{control}(t)) = \frac{R_s}{k_x v_{control}(t)} \quad (21.49)$$

Hence, if the feedback loop is well designed, then the system of Fig. 21.15 can be represented by the LFR model as in Fig. 21.16. The average current controller scheme of Fig. 21.15 and the model of Fig. 21.16 are independent of the dc–dc converter topology, and can be applied to systems containing CCM boost, buck–boost, Ćuk, SEPIC, and other topologies.

Average power flow and the output voltage are regulated by variation of the emulated resistance R_e , in average current control as well as in most other schemes. This is usually accomplished by use of a multiplier in the input voltage sensing path, as shown in Fig. 21.17.




Fig. 21.16 Model of the system of Fig. 21.5, based on the loss-free resistor model of Fig. 21.1c, which predicts the low-frequency system waveforms. This model assumes that the feedback loop of Fig. 21.15 operates ideally




Fig. 21.17 Average current control incorporating a multiplier for regulation of the output voltage

This control loop continually adjusts R_e to maintain balance of the average rectifier power $P_{av} = V_{g,rms}^2/R_e$ and the load power P_{load} , such that the following relation is obeyed:

$$P_{av} = \frac{V_{g,rms}^2}{R_e} = P_{load} \quad (21.50)$$

Average current control works quite well. Its only disadvantages are the need to sense the average input current, rather than the transistor current, and the need for a multiplier in the controller circuit.




Fig. 21.18 Average current control incorporating input voltage feedforward

Most average current control implementations include provisions for feedforward of the input voltage amplitude. This allows disturbances in the ac input voltage amplitude to be canceled out by the controller, such that the dc output voltage is unaffected.

Combination of Eqs. (21.47), (21.49), and (21.50), and solution for $v_{ref1}(t)$ leads to

$$v_{ref1}(t) = \frac{P_{av} v_g(t) R_s}{V_{g,rms}^2} \quad (21.51)$$

This equation shows how the reference voltage should be varied to maintain a given rectifier average power throughput P_{av} . Apparently, it is necessary to divide by the square of the rms input voltage amplitude. A controller that implements Eq. (21.51) is illustrated in Fig. 21.18. The multiplier block of Fig. 21.17 has been generalized to perform the function $k_v xy / z^2$. It is somewhat complicated to compute the rms value of a general ac waveform; however, the ac input voltage $v_g(t)$ normally is sinusoidal with negligible harmonics. Hence, the peak value of $v_g(t)$ is directly proportional to its rms value, and we can use the peak value V_M in place of $V_{g,rms}$. So the controller of Fig. 21.18 produces the reference voltage

$$v_{ref1}(t) = \frac{k_v v_{control}(t) v_g(t)}{V_M^2} \quad (21.52)$$

Comparison of Eqs. (21.51) and (21.52) leads to the conclusion that

$$P_{av} = \frac{k_v v_{control}(t)}{2R_s} \quad (21.53)$$

So the average power throughput is directly controlled by $v_{control}(t)$, and is independent of the input voltage $v_g(t)$.

Feedforward can cause the rectifier dc output voltage to be less sensitive to variations in the ac line voltage. A disadvantage is the ac line current distortion introduced by variations in the voltage produced by the peak detector.

To aid in the design of the inner feedback loop that controls the ac line current waveshape, a converter model is needed that describes how the converter average input current depends on the duty cycle. We would prefer to apply the averaged small-signal modeling techniques of Chap. 7 here. The problem is that the variations in the duty cycle $d(t)$, as well as in the ac input voltage $v_g(t)$ and current $i_g(t)$, are not small. As a result, in general the small-signal assumptions are violated, and we are faced with the design of a control system that exhibits significant nonlinear time-varying behavior.

When the rectifier operates near periodic steady state, the output voltage $v(t)$ of a well-designed system exhibits small variations. So we can write

$$\langle v(t) \rangle_{T_s} = V + \hat{v}(t) \quad (21.54)$$

with

$$|\hat{v}(t)| \ll |V| \quad (21.55)$$

In other words, the small-signal assumption continues to be valid with respect to the rectifier output voltage. In the case of the boost converter, this allows us to linearize the converter input characteristics.

Following the approach of Chap. 7, we can express the average inductor voltage of the boost converter as

$$L \frac{d\langle i_g(t) \rangle_{T_s}}{dt} = \langle v_g(t) \rangle_{T_s} - d'(t)\langle v(t) \rangle_{T_s} \quad (21.56)$$

This equation contains the nonlinear term $d'(t)\langle v(t) \rangle_{T_s}$. Substitution of Eq. (21.54) into (21.56) yields

$$L \frac{d\langle i_g(t) \rangle_{T_s}}{dt} = \langle v_g(t) \rangle_{T_s} - d'(t)V - d'(t)\hat{v}(t) \quad (21.57)$$

When Eq. (21.55) is satisfied, then the nonlinear term $-d'(t)\hat{v}(t)$ is much smaller in magnitude than the linear term $-d'(t)V$. Therefore, we can discard the nonlinear term to obtain

$$L \frac{d\langle i_g(t) \rangle_{T_s}}{dt} = \langle v_g(t) \rangle_{T_s} - d'(t)V \quad (21.58)$$

This linear differential equation is valid even though $i_g(t)$, $v_g(t)$, and $d(t)$ contain large variations.

An equivalent circuit corresponding to Eq. (21.58) is given in Fig. 21.19. This circuit predicts that the averaged control-to-input-current and input-voltage-to-input-current transfer functions are described by




Fig. 21.19 Linearized model describing the boost converter input dynamics, corresponding to Eq. (21.58)

$$\begin{aligned} i_g(s) &= \frac{V}{sL} d(s) + \frac{1}{sL} v_g(s) \\ &= G_{id}(s)d(s) + G_{ig}(s)v_g(s) \end{aligned} \quad (21.59)$$

where $i_g(s)$ is the Laplace transform of $\langle i_g(t) \rangle_{T_s}$ and $v_g(s)$ is the Laplace transform of $\langle v_g(t) \rangle_{T_s}$. So the input characteristics of the boost rectifier can be linearized, even though the ac input variations are not small.

Unfortunately, Eq. (21.55) is not sufficient to linearize the equations describing the input characteristics of the buck-boost, SEPIC, Ćuk, and most other single-phase rectifiers. The control system design engineer must then deal with a truly nonlinear time-varying dynamical system.

One approach that is sometimes suggested employs the *quasi-static approximation* [273, 274]. It is assumed that the ac line variations are much slower than the rectifier system dynamics, such that the rectifier always operates near equilibrium. The quiescent operating point changes slowly along the input sinusoid; an equilibrium analysis can be performed to find expressions for the slowly-varying “equilibrium” duty ratio and converter voltages and currents. The small-signal dc–dc converter transfer functions derived in Chaps. 7 and 8 are evaluated using this time-varying operating point. The converter poles, zeroes, and gains are found to vary along the ac input sinusoid. An average current controller is designed using these time-varying transfer functions, such that the current loop gain has a positive phase margin at all operating points.

We expect that the quasi-static approximation should be valid if the rectifier system dynamics are sufficiently fast, and it is reasonable to anticipate that high-frequency PWM converters have dynamics that are much faster than the ac line frequency. The problem is that no good condition on system parameters, which can justify the approximation, is known for the basic converter topologies. There is room for additional research in this area.

It is well-understood in the field of control systems that when the rectifier system dynamics are not sufficiently fast, the quasi-static approximation yields neither sufficient nor necessary conditions for stability of the resulting design. Time-varying “loop gains” that always have a positive phase margin may nonetheless be unstable, and a negative phase margin does not always imply instability. Such phenomena are sometimes observed in rectifier systems. Even worse, it is difficult to justify the use of the Laplace transform on rectifiers described by time-varying differential equations, unless the quasi-static approximation can be validated.

21.3.2 Current-Programmed Control

Another well-known approach to attaining input resistor emulation is the use of current-programmed control. As illustrated in Fig. 21.20, the programmed current $i_c(t)$ is made proportional to the ac input voltage. This causes the average inductor current, and hence also $\langle i_g(t) \rangle_{T_s}$, to approximately follow $v_g(t)$. As in average current control, a multiplier is used to adjust the emulated resistance and average power flow; the control signal $v_{control}(t)$ is typically used to stabilize the dc output voltage magnitude. Several rectifier control ICs are commercially available, which implement current-programmed control.

As discussed in Chap. 18, several mechanisms cause the average inductor current and hence also $\langle i_g(t) \rangle_{T_s}$ to differ from the programmed $i_c(t)$. These mechanisms introduce crossover distortion and line current harmonics. An artificial ramp having sufficiently large slope m_a is necessary to stabilize the current-programmed boost converter when it operates in CCM with $d(t) > 0.5$. The addition of this ramp causes $\langle i_g(t) \rangle_{T_s}$ to differ from $i_c(t)$. Additional deviation is introduced




Fig. 21.20 Current-programmed control of a boost rectifier

by the inductor current ripple. Both mechanisms are most pronounced when the inductor current is small, near the zero crossings of the ac line waveforms.

The static input characteristics, that is, the average input current vs. the input voltage, of the current-programmed boost converter are given by

$$\langle i_g(t) \rangle_{T_s} = \begin{cases} v_g(t) \frac{Li_c^2(t)f_s V}{2(V - v_g(t))(v_g(t) + m_a L)^2} & \text{in DCM} \\ i_c(t) - \left(1 - \frac{v_g(t)}{V}\right) \left(m_a + \frac{v_g(t)}{2L}\right) T_s & \text{in CCM} \end{cases} \quad (21.60)$$

The converter operates in the continuous conduction mode when

$$\langle i_g(t) \rangle_{T_s} > \frac{T_s V}{2L} \frac{v_g(t)}{V} \left(1 - \frac{v_g(t)}{V}\right) \quad (21.61)$$

In terms of the control current $i_c(t)$, the condition for operation in CCM can be expressed

$$i_c(t) > \frac{T_s V}{L} \left(\frac{m_a L}{V} + \frac{v_g(t)}{V}\right) \left(1 - \frac{v_g(t)}{V}\right) \quad (21.62)$$

In the conventional current-programmed rectifier control scheme, the control current $i_c(t)$ is simply proportional to the ac input voltage:

$$i_c(t) = \frac{v_g(t)}{R_e} \quad (21.63)$$




Fig. 21.21 Static input characteristics of a current-programmed boost converter, with minimum stabilizing artificial ramp as in Eq. (21.64)

where R_e is the emulated resistance that would be obtained if the average input current exactly followed the reference current $i_c(t)$. The static input characteristics given by Eqs. (21.60) to (21.63) are plotted in Fig. 21.21. The average input current $\langle i_g(t) \rangle_{T_s}$ is plotted as a function of the applied input voltage $v_g(t)$, for several values of emulated resistance R_e . The region near the CCM-DCM boundary is shown. The curves are plotted for a fixed artificial ramp having slope

$$m_a = \frac{V}{2L} \quad (21.64)$$

This is the minimum value of artificial ramp that stabilizes the boost current-programmed controller at all static operating points. Decreasing m_a below this value leads to instability at operating points in the continuous conduction mode at low $v_g(t)/V$.

To obtain resistor emulation, it is desired that the static input characteristics be linear and pass through the origin. It can be seen from Fig. 21.21 that this is not the case: the curves are reasonably linear in the continuous conduction mode, but exhibit significant curvature as the CCM-DCM boundary is approached. The resulting average current waveforms are summarized in Fig. 21.22.

To minimize the line current THD, it is apparent that the converter should be designed to operate deeply in the continuous conduction mode for most of the ac line cycle. This is accomplished with emulated resistances R_e that are much smaller than $R_{base} = 2L/T_s$. In addition, the artificial ramp slope m_a should be no greater than otherwise necessary. In practice, THD of 5% to 10% can easily be obtained in rectifiers that function over a narrow range of rms input voltages and load currents. However, low THD cannot be obtained at all operating points in universal-input rectifiers; THD of 20% to 50% may be observed at maximum ac input




Fig. 21.22 Input current waveforms predicted by the static input characteristics of Fig. 21.21, compared with a pure sinusoid. Curves are plotted for the case $V_M = 0.8V$, with minimum stabilizing artificial ramp

voltage. This problem can be solved by biasing the current reference waveform. Design of current-programmed rectifiers is discussed in [258–261], and some strategies for solving this problem are addressed in [258].

21.3.3 Critical Conduction Mode and Hysteretic Control

Another control scheme sometimes used in low-harmonic rectifiers, as well as in dc–dc converters and dc–ac inverters, is hysteretic control. Rather than operating at a fixed switching frequency and duty cycle, the hysteretic controller switches the transistor on and off as necessary to maintain a waveform within given limits. A special case of hysteretic control, called *critical conduction mode* control, is implemented in several commercially available ICs, and is popular for low-harmonic rectifiers rated below several hundred Watts [262–264].

An example is the sinusoid of Fig. 21.23a, in which the boost converter input current is controlled to follow a sinusoidal reference with $\pm 10\%$ tolerance. The inductor current increases when the transistor is on, and decreases when the transistor is off. So this hysteretic controller switches the transistor on whenever the input current falls below 90% of the reference input. The controller switches the transistor off whenever the input current exceeds 110% of the reference. Hysteretic controllers tend to have simple implementations. However, they have the disadvantages of variable switching frequency and reduced noise immunity.

Another example of hysteretic control is the waveform of Fig. 21.23b. The lower limit is chosen to be zero, while the upper limit is twice the reference input. This controller operates the boost converter at the boundary between the continuous and discontinuous conduction modes. An alternative control scheme that generates the same waveform simply operates the transistor with constant on-time: the transistor is switched on when the inductor current reaches zero, and is switched off after a fixed interval of length t_{on} . The resulting inductor current waveform will have a peak value that depends directly on the applied input voltage, and whose average value




Fig. 21.23 Input current waveforms of two boost converters with hysteretic control: (a) $\pm 10\%$ regulation band, (b) critical conduction mode operation ($\pm 100\%$ regulation band)

is one-half of its peak. With either control approach, the converter naturally exhibits loss-free-resistor or ideal rectifier behavior. The emulated resistance is

$$R_e = \frac{2L}{t_{on}} \quad (21.65)$$

This scheme has the advantage of small inductor size and low-cost control ICs. Disadvantages are increased peak currents, variable switching frequency, and the need for additional input EMI filtering.

A typical critical conduction mode controller is illustrated in Fig. 21.24. A zero-current detector senses when $i_g(t)$ (the inductor current) is zero; this is typically accomplished by monitoring the voltage across the inductor. The zero-current detector sets a latch, turning on the transistor and initiating the switching period. The transistor current is also monitored, and is compared to a sinusoidal reference $v_r(t)$ that is proportional to the applied input voltage $v_g(t)$. When the sensed current is equal to the reference, the latch is reset and the transistor is turned off.

Since the switching frequency can vary, possibly over a wide range, it is important to carefully design the converter power stage. For a given power P , the required transistor on-time t_{on} can be found by combining Eqs. (21.17) and (21.65), and solving for t_{on} :

$$t_{on} = \frac{4LP}{V_M^2} \quad (21.66)$$




Fig. 21.24 A typical implementation of critical conduction mode

Application of the principle of volt-second balance to inductor L of Fig. 21.24 leads to the following equation:

$$v_g t_{on} + (v_g - V) t_{off} = 0 \quad (21.67)$$

Hence, the transistor off-time is given by

$$t_{off} = t_{on} \frac{v_g}{(V - v_g)} \quad (21.68)$$

The switching period T_s is equal to

$$T_s = t_{off} + t_{on} \quad (21.69)$$

Substitution of Eqs. (21.66) and (21.68) into Eq. (21.69) yields

$$T_s = \frac{4LP}{V_M^2} \frac{1}{\left(1 - \frac{v_g(t)}{V}\right)} \quad (21.70)$$

The following expression for switching frequency is found by substitution of Eq. (21.11) into Eq. (21.70):

$$f_s = \frac{1}{T_s} = \frac{V_M^2}{4LP} \left(1 - \frac{V_M}{V} |\sin(\omega t)|\right) \quad (21.71)$$

The maximum switching frequency occurs when $\sin(\omega t)$ equals zero:

$$\max f_s = \frac{V_M^2}{4LP} \quad (21.72)$$

The minimum switching frequency occurs at the peak of the sine wave:

$$\min f_s = \frac{V_M^2}{4LP} \left(1 - \frac{V_M}{V}\right) \quad (21.73)$$

Equations (21.72) and (21.73) can be used to select the value of the inductance L and the output voltage V , so that the switching frequency varies over an acceptable range.

21.3.4 Nonlinear Carrier Control

The nonlinear carrier controller (NLC) is capable of attaining input resistor emulation in boost and other converters that operate in the continuous conduction mode. Implementation of the controller is quite simple, with no need for sensing of the input voltage or input current. There is also no need for a current loop error amplifier. The boost nonlinear-carrier charge controller is inherently stable and is free from the stability problems that require addition of an artificial ramp in current-programmed controllers.

A CCM boost rectifier system with nonlinear-carrier charge control is illustrated in Fig. 21.25, and waveforms are given in Fig. 21.26. The reasoning behind this approach is as follows. It is desirable to control the transistor switch current $i_s(t)$. This pulsating current is much easier to sense than the continuous converter input current—a simple current transformer can be used, as in Fig. 21.25. Further, it is desirable to control the integral of this current, or the charge, for two reasons: (1) integration of the waveform leads to improved noise immunity and (2) the integral of the waveform is directly related to its average value,

$$\langle i_s(t) \rangle_{T_s} = \frac{1}{T_s} \int_t^{t+T_s} i_s(\tau) d\tau \quad (21.74)$$




Fig. 21.25 Nonlinear carrier charge control of a boost converter




Fig. 21.26 Transistor current $i_s(t)$, parabolic carrier voltage $v_c(t)$, and integrator voltage $v_i(t)$ waveforms for the NLC-controller boost rectifier of Fig. 21.25

In a fixed-frequency system, T_s is constant, and the integral over one switching period is proportional to the average value. Hence the average switch current can be controlled to be proportional to a reference signal by simply switching the transistor off when the integral of the switch current is equal to the reference. In the controller of Fig. 21.25, the switch current $i_s(t)$ is scaled by the transformer turns ratio n , and then integrated by capacitor C_i , such that

$$v_i(t) = \frac{1}{C_i} \int_0^{dT_s} \frac{i_s(\tau)}{n} d\tau \quad \text{for } 0 < t < dT_s \quad (21.75)$$

The integrator voltage $v_i(t)$ is reset to zero at the end of each switching period, and the integration process begins anew at the beginning of the next switching period. So at the instant that the transistor is switched off, the voltage $v_i(dT_s)$ is proportional to the average switch current:

$$v_i(dT_s) = \frac{\langle i_s \rangle_{T_s}}{n C_i f_s} \quad \text{for interval } 0 < t < T_s \quad (21.76)$$

How should the average switch current be controlled? To obtain input resistor emulation, it is desired that

$$\langle i_g(t) \rangle_{T_s} = \frac{\langle v_g(t) \rangle_{T_s}}{R_e(v_{control})} \quad (21.77)$$

It is further desired to avoid sensing either $i_g(t)$ or $v_g(t)$. As with other schemes, we will sense the dc output voltage $\langle v(t) \rangle_{T_s}$ to construct a low-bandwidth feedback loop that balances the average input and output powers. So let us determine the relationship between $\langle i_s(t) \rangle_{T_s}$ and $\langle v(t) \rangle_{T_s}$ implied by Eq. (21.77). If we assume that the boost converter operates in the continuous conduction mode, then we can write

$$\langle i_s(t) \rangle_{T_s} = d(t) \langle i_g(t) \rangle_{T_s} \quad (21.78)$$

and

$$\langle v_g(t) \rangle_{T_s} = d'(t) \langle v(t) \rangle_{T_s} \quad (21.79)$$

Substitution of Eqs. (21.78) and (21.79) into Eq. (21.77) leads to

$$\langle i_s(t) \rangle_{T_s} = d(t)(1-d(t)) \frac{\langle v(t) \rangle_{T_s}}{R_e(v_{control})} \quad (21.80)$$

The controller of Fig. 21.25 implements this equation.

The nonlinear carrier generator of Fig. 21.25 produces the parabolic waveform $v_c(t)$, given by

$$\begin{aligned} v_c(t) &= v_{control} \left(\frac{t}{T_s} \right) \left(1 - \frac{t}{T_s} \right) \quad \text{for } 0 \leq t \leq T_s \\ v_c(t + T_s) &= v_c(t) \end{aligned} \quad (21.81)$$

This waveform is illustrated in Fig. 21.26. Note that Eq. (21.81) resembles Eq. (21.80), with $d(t)$ replaced by (t/T_s) . The controller switches the transistor off at time $t = dT_s$ when the integrator voltage $v_j(t)$ is equal to the carrier waveform $v_c(t)$. Hence, it is true that

$$v_i(dT_s) = v_c(dT_s) = v_{control}(t)d(t)(1-d(t)) \quad (21.82)$$

Substitution of Eq. (21.76) yields

$$\frac{\langle i_s(t) \rangle_{T_s}}{nC_i f_s} = v_{control}(t)d(t)(1-d(t)) \quad (21.83)$$

This is of the same form as Eq. (21.80). Comparison of Eqs. (21.80) and (21.83) reveals that the emulated resistance R_e is given by

$$R_e(v_{control}) = d(t)(1-d(t)) \frac{\langle v(t) \rangle_{T_s}}{\langle i_s(t) \rangle_{T_s}} = \frac{\langle v(t) \rangle_{T_s}}{nC_i f_s v_{control}(t)} \quad (21.84)$$

If the dc output voltage and the control voltage have negligible ac variation, then R_e is essentially constant, and the ac line current will exhibit low harmonic distortion. So neither the input voltage nor the input current need to be sensed, and input resistor emulation can be obtained in CCM boost converters by sensing only the switch current.

A simple way to generate the parabolic carrier waveform uses two integrators, as illustrated in Fig. 21.27. The slowly varying control voltage $v_{control}(t)$ is integrated, to obtain a ramp waveform $v_r(t)$ whose peak amplitude is proportional to $v_{control}(t)$. The dc component of this waveform is removed, and then integrated again. The output of the second integrator is the parabolic carrier $v_c(t)$, illustrated in Fig. 21.26 and given by Eq. (21.81). Both integrators are reset to zero before the end of each switching period by the clock generator. The amplitude of the parabolic carrier, and hence also the emulated resistance, can be controlled by variation of $v_{control}(t)$.

Equations (21.78) and (21.79) are valid only when the converter operates in the continuous conduction mode. In consequence, the ac line current waveform is distorted when the converter operates in DCM. Since this occurs near the zero crossings of the ac line voltage, crossover distortion is generated. Nonetheless, the harmonic distortion is less severe than in current-programmed schemes, and it is feasible to construct universal-input rectifiers that employ the NLC control approach. Total harmonic distortion is analyzed and plotted in [267].

Nonlinear carrier control can be applied to current-programmed boost rectifiers, as well as to other rectifiers based on the buck-boost, SEPIC, Ćuk, or other topologies, with either integral charge control or peak-current-programmed control [267, 268]. In these cases, a different carrier waveform must be employed. A nonlinear carrier controller in which the ac input voltage $v_g(t)$ is sensed, rather than the switch current $i_s(t)$, is described in [269].




Fig. 21.27 Generation of parabolic carrier waveform by double integration

21.4 Single-Phase Converter Systems Incorporating Ideal Rectifiers

An additional issue that arises in PWM rectifier systems is the control of power drawn from the ac line, the power delivered to the dc load, and the energy stored in a bulk energy storage capacitor.

21.4.1 Energy Storage

It is usually desired that the dc output voltage of a converter system can be regulated with high accuracy. In practice, this is easily accomplished using a high-gain wide-bandwidth feedback loop. A well-regulated dc output voltage $v(t) = V$ is then obtained, which has negligible ac variations. For a given constant load characteristic, the load current I and the instantaneous load power $p_{load}(t) = P_{load}$ are also constant:

$$p_{load}(t) = v(t)i(t) = VI \quad (21.85)$$

However, the instantaneous input power $p_{ac}(t)$ of a single-phase ideal rectifier is not constant:

$$p_{ac}(t) = v_g(t)i_g(t) \quad (21.86)$$

If $v_g(t)$ is given by Eq. (21.11), and if $i_g(t)$ follows Eq. (21.1), then the instantaneous input power becomes

$$p_{ac}(t) = \frac{V_M^2}{R_e} \sin^2(\omega t) = \frac{V_M^2}{2R_e} (1 - \cos(2\omega t)) \quad (21.87)$$

which varies with time. The instantaneous input power is zero at the zero crossings of the ac input voltage. Equations (21.85) and (21.87) are illustrated in Fig. 21.28a. Note that the desired instantaneous load power $p_{load}(t)$ is not equal to the desired instantaneous rectifier input power $p_{ac}(t)$. Some element within the rectifier system must supply or consume the difference between these two instantaneous powers.




Fig. 21.28 Waveforms of a single-phase ideal rectifier system: (a) pulsating ac input power $p_{in}(t)$, and constant dc load power P_{load} ; (b) energy storage capacitor voltage $v_C(t)$

Since the ideal rectifier does not consume or generate power, nor does it contain significant internal energy storage, it is necessary to add to the system a low-frequency energy storage element such as an electrolytic capacitor. The difference between the instantaneous input and load powers flows through this capacitor.

The waveforms of rectifier systems containing reactive elements can be determined by solution of the rectifier energy equation [275, 276]. If the energy storage capacitor C is the only system element capable of significant low-frequency energy storage, then the power $p_C(t)$ flowing into the capacitor is equal to the difference between the instantaneous input and output powers:

$$p_C(t) = \frac{dE_C(t)}{dt} = \frac{d\left(\frac{1}{2}Cv_C^2(t)\right)}{dt} = p_{ac}(t) - p_{load}(t) \quad (21.88)$$

where C is the capacitance, $v_C(t)$ is the capacitor voltage, and $E_C(t)$ is the energy stored in the capacitor. Hence as illustrated in Fig. 21.28b, when $p_{ac}(t) > p_{load}(t)$ then energy flows into the capacitor, and $v_C(t)$ increases. Likewise, $v_C(t)$ decreases when $p_{ac}(t) < p_{load}(t)$. So the capacitor voltage $v_C(t)$ must be allowed to increase and decrease as necessary to store and release the required energy. In steady state, the average values of $p_{ac}(t)$ and $p_{load}(t)$ must be equal, so that over one ac line cycle there is no net change in capacitor stored energy.

Where can the energy storage capacitor be placed? It is necessary to separate the energy storage capacitor from the regulated dc output, so that the capacitor voltage is allowed to independently vary as illustrated in Fig. 21.28b. A conventional means of accomplishing this is illustrated in Fig. 21.29. A second dc-dc converter is inserted, between the energy storage capacitor and the regulated dc load. A wide-bandwidth feedback loop controls this converter, to attain a well-regulated dc load voltage. The capacitor voltage $v_C(t)$ is allowed to vary. Thus, this




Fig. 21.29 Elements of a single-phase-ac to dc power supply, in which the ac line current and dc load voltage are independently regulated with high bandwidth. An internal independent energy storage capacitor is required

system configuration is capable of (1) wide-bandwidth control of the ac line current waveform, to attain unity power factor, (2) internal low-frequency energy storage, and (3) wide-bandwidth regulation of the dc output voltage. It is also possible to integrate these functions into a single converter, provided that the required low-frequency independence of the input, output, and capacitor voltages is maintained [277].

The energy storage capacitor also allows the system to function in other situations in which the instantaneous input and output powers differ. For example, it is commonly required that the output voltage remains regulated during ac line voltage failures of short duration. The *hold-up time* is the duration that the output voltage $v(t)$ remains regulated after $v_{ac}(t)$ has become zero. A typical requirement is that the system continues to supply power to the load during one complete missing ac line cycle, that is, for 20 msec in a 50 Hz system. During the hold-up time, the load power is supplied entirely by the energy storage capacitor. The value of capacitance should be chosen such that at the end of the hold-up time, the capacitor voltage $v_C(t)$ exceeds the minimum value that the dc–dc converter requires to produce the desired load voltage.

The energy storage function could be performed by an element other than a capacitor, such as an inductor. However, use of an inductor is a poor choice, because of its high weight and cost. For example, a $100\ \mu\text{F}$ 100 V electrolytic capacitor and a $100\ \mu\text{H}$ 100 A inductor can each store 1 Joule of energy. But the capacitor is considerably smaller, lighter, and less expensive.

A problem introduced by the energy storage capacitor is the large *inrush current* observed during the system turn-on transient. The capacitor voltage $v_C(t)$ is initially zero; substantial amounts of charge and energy are required to raise this voltage to its equilibrium value. The boost converter is not capable of limiting the magnitude of the resulting inrush current: even when $d(t) = 0$, a large current flows through the boost converter diode to the capacitor, as long as the converter output voltage is less than the input voltage. Some additional circuitry is required to limit the inrush current of the boost converter. Converters having a buck–boost type conversion ratio are inherently capable of controlling the inrush current. This advantage comes at the cost of additional switch stress.

It is also possible to design the ideal rectifier to operate correctly when connected to utility power systems anywhere in the world. *Universal input* rectifiers can operate with nominal ac rms voltage magnitudes as low as the 100 V encountered in a portion of Japan, or as high as the 260 V found in western Australia, with ac line frequencies of either 50 Hz or 60 Hz. Regardless of the ac input voltage, the universal-input rectifier produces a constant nominal dc output voltage V_C .




Fig. 21.30 Low-frequency equivalent circuit of the system of Fig. 21.29

Let us now consider in more detail the low-frequency energy storage process of the system of Fig. 21.29. Let us assume that the dc–dc converter contains a controller having bandwidth much greater than the ac line frequency, such that the load voltage contains negligible low-frequency variations. A low-frequency model of the dc–dc converter is then as illustrated in Fig. 21.30. The dc–dc converter produces constant voltage $v(t) = V$ modeled by a voltage source as shown. This causes the load to draw constant current $i(t) = I$, leading to load power $p_{load}(t) = P_{load}$. To the extent that converter losses can be neglected, the dc–dc converter input port draws power P_{load} , regardless of the value of $v_C(t)$. So the dc–dc converter input port can be modeled as a constant power sink, of value P_{load} .

The model of Fig. 21.30 implies that the difference between the rectifier power $p_{ac}(t)$ and the load power P_{load} flows into the capacitor, as given by Eq. (21.88). The capacitor voltage increases when $p_{ac}(t)$ exceeds P_{load} , and decreases when $p_{ac}(t)$ is less than P_{load} . In steady state, the average values of $p_{ac}(t)$ and P_{load} must be equal. But note that $p_{ac}(t)$ is determined by the magnitudes of $v_{ac}(t)$ and R_e , and not by the load. The system of Fig. 21.30 contains no mechanism to cause the average rectifier power and load power to be equal. In consequence, it is necessary to add an additional control system that adjusts R_e as necessary, to cause the average rectifier output power and dc–dc converter input power to balance. The conventional way to accomplish this is simply to regulate the dc component of $v_C(t)$.

A complete system containing ideal rectification, energy storage, and wide-bandwidth output voltage regulation is illustrated in Fig. 21.31. This system incorporates the boost converter and controller of Fig. 21.5, as well as a generic dc–dc converter with output voltage feedback. In addition, the system contains a low-bandwidth feedback loop, which regulates the dc component of the energy storage capacitor voltage to be equal to a reference voltage v_{ref2} . This is accomplished by slow variations of $v_{control}(t)$ and R_e . This controller should have sufficiently small loop gain at the even harmonics of the ac line frequency, so that variations in R_e are much slower than the ac line frequency.

Increasing the bandwidth of the energy storage capacitor voltage controller can lead to significant ac line current harmonics. When this controller has wide bandwidth and high gain, then it varies $R_e(t)$ quickly, distorting the ac line current waveform. In the extreme limit of perfect regulation of the energy storage capacitor voltage $v_C(t) = V_C$, then the capacitor stored energy is constant, and the instantaneous input ac line power $p_{ac}(t)$ and load power $p_{load}(t)$ are equal. The controller prevents the energy storage capacitor from performing its low-frequency energy storage function. The ac line current then becomes

$$i_{ac}(t) = \frac{p_{ac}(t)}{v_{ac}(t)} = \frac{p_{load}(t)}{v_{ac}(t)} = \frac{P_{load}}{V_M \sin(\omega t)} \quad (21.89)$$





Fig. 21.31 A complete dc power supply system incorporating a near-ideal single-phase boost rectifier system, energy storage capacitor, and dc–dc converter. Wide-bandwidth feedback loops regulate the ac line current waveform and the dc load voltage, and a slow feedback loop regulates the energy storage capacitor voltage

Fig. 21.32 Ac line current waveform of the single-phase ideal rectifier with output voltage feedback, in the hypothetical case where constant instantaneous power is supplied to a dc load. The THD tends to infinity, and the power factor tends to zero



This waveform is sketched in Fig. 21.32. In this idealized limiting case, the ac line current tends to infinity at the zero crossings of the ac line voltage waveform, such that the instantaneous input power is constant. It can be shown that the THD of this current waveform is infinite, and its distortion factor and power factor are zero. So the bandwidth of this controller should be limited.

The energy storage capacitor voltage ripple can be found by integration of Eq. (21.88). Under steady-state conditions, where the average value of $p_{ac}(t) = P_{load}$, integration of Eq. (21.88) yields

$$E_C(t) = \frac{1}{2}Cv_C^2(t) = E_C(0) + \int_0^t (-P_{load} \cos(2\omega t)) dt \quad (21.90)$$

where ω is the ac line frequency. Evaluation of the integral leads to

$$E_C(t) = E_C(0) - \frac{P_{load} \sin(2\omega t)}{2\omega} \quad (21.91)$$

Therefore, the capacitor voltage waveform is

$$v_C(t) = \sqrt{\frac{2E_C(t)}{C}} = \sqrt{v_C^2(0) - \frac{P_{load}}{\omega C} \sin(2\omega t)} \quad (21.92)$$

It can be verified that the rms value of this waveform is $V_{C,rms} = v_C(0)$. Hence, Eq. (21.92) can be written

$$v_C(t) = V_{C,rms} \sqrt{1 - \frac{P_{load}}{\omega C V_{C,rms}^2} \sin(2\omega t)} \quad (21.93)$$

This waveform is sketched in Fig. 21.28b. The minimum and maximum values of the capacitor voltage occur when $\sin(2\omega t)$ is equal to 1 and -1, respectively. Therefore, the peak-to-peak capacitor voltage ripple is

$$2\Delta v_C = V_{C,rms} \left[\sqrt{1 + \frac{P_{load}}{\omega C V_{C,rms}^2}} - \sqrt{1 - \frac{P_{load}}{\omega C V_{C,rms}^2}} \right] \approx \frac{P_{load}}{\omega C V_{C,rms}} \quad (21.94)$$

The approximation is valid for $P_{load}/(\omega C V_{C,rms}^2)$ sufficiently less than one, a condition that is satisfied whenever the ac voltage ripple is sufficiently less than $V_{C,rms}$.

21.4.2 Modeling the Outer Low-Bandwidth Control System

As discussed above, the outer low-bandwidth controller, which varies the emulated resistance as necessary to balance the average ac input and dc load powers, is common to all near-ideal rectifier systems. For design of this controller, the rectifier can be modeled using the loss-free resistor (LFR) model. Perturbation and linearization of the LFR lead to a small-signal equivalent circuit that predicts the relevant small-signal transfer functions. Such a model is derived in this section [245, 276, 278].

It is desirable to stabilize the rectifier output voltage against variations in load power, ac line voltage, and component characteristics. Hence, a voltage feedback loop is necessary. As discussed in Sect. 21.4.1, this loop cannot attempt to remove the capacitor voltage ripple that occurs at the second harmonic of the ac line frequency, 2ω , since doing so would require that $R_e(t)$ change significantly at the second harmonic frequency. This would introduce significant distortion, phase shift, and power factor degradation into the ac line current waveform. In consequence this loop must have sufficiently small gain at frequency 2ω , and hence its bandwidth must be low. Therefore, for the purposes of designing the low-bandwidth outer control loop, it is unnecessary to model the system high-frequency behavior. It can be assumed that any inner wide-bandwidth controller operates ideally at low frequencies, such that the ideal rectifier model of Fig. 21.33a adequately represents the low-frequency system behavior.

A small-signal model is derived here that correctly predicts the control-to-output transfer function and output impedance of any rectifier system that can be modeled as a loss-free resistor. The model neglects the complicating effects of high-frequency switching ripple, and is valid for control variations at frequencies sufficiently less than the ac line frequency. Both resistive and dc–dc converter/regulator loads are treated.

The steps in the derivation of the small-signal ac model are summarized in Fig. 21.33. Figure 21.33a is the basic ideal rectifier model, in which the converter high-frequency switching




Fig. 21.33 Steps in the derivation of the low-frequency small-signal rectifier model: (a) large-signal LFR model, averaged over one switching period T_s ; (b) separation of power source into its constant and time-varying components; (c) removal of second harmonic components by averaging over one-half of the ac line period T_{2L} ; (d) small-signal model obtained by perturbation and linearization of (c)

ripple is removed via averaging over the switching period T_s , but waveform frequency components slower than the switching frequency are correctly modeled, including the 2ω second-harmonic and dc components of output voltage. It is difficult to use this model in design of the feedback loop because it is highly nonlinear and time-varying.

If the ac input voltage $v_g(t)$ is

$$v_g(t) = \sqrt{2}v_{g,rms} |\sin(\omega t)| \quad (21.95)$$

then the model of Fig. 21.33a predicts that the instantaneous output power $\langle p(t) \rangle_{T_s}$ is

$$\langle p(t) \rangle_{T_s} = \frac{\langle v_g(t) \rangle_{T_s}^2}{R_e(v_{control}(t))} = \frac{v_{g,rms}^2}{R_e(v_{control}(t))} (1 - \cos(2\omega t)) \quad (21.96)$$

The output power is comprised of a constant term $v_{g,rms}^2/R_e$, and a term that varies at the second harmonic of the ac line frequency. These two terms are explicitly identified in Fig. 21.33b.

The second-harmonic variation in $\langle p(t) \rangle_{T_s}$ leads to time-varying system equations, and slow variations in $v_{control}(t)$ lead to an output voltage spectrum containing components not only at the frequencies present in $v_{control}(t)$, but also at the even harmonics of the ac line frequency and their sidebands, as well as at the switching frequency and its harmonics and sidebands. It is desired to model only the low-frequency components excited by slow variations in $v_{control}(t)$, the load, and the ac line voltage amplitude $v_{g,rms}$. The even harmonics of the ac line frequency can be removed by averaging over one-half of the ac line period

$$T_{2L} = \frac{1}{2} \frac{2\pi}{\omega} = \frac{\pi}{\omega} \quad (21.97)$$

Hence, we average over the switching period T_s to remove the switching harmonics, and then average again over one-half of the ac line period T_{2L} to remove the even harmonics of the ac line frequency. The resulting model is valid for frequencies sufficiently less than the ac line frequency ω . Averaging of the rectifier output voltage is illustrated in Fig. 21.34: averaging over T_{2L} removes the ac line frequency harmonics, leaving the underlying low-frequency variations. By averaging the model of Fig. 21.33b over T_{2L} , we obtain the model of Fig. 21.33c. This step removes the second-harmonic variation in the power source.

The equivalent circuit of Fig. 21.33c is time-invariant, but nonlinear. We can now perturb and linearize as usual, to construct a small-signal ac model that describes how slow variations




Fig. 21.34 Removal of components of $v(t)$ at the harmonics of the ac line frequency, by averaging over one-half of the ac line period T_{2L}

in $v_{control}(t)$, $v_{g,rms}$, and the load, affect the rectifier output waveforms. Let us assume that the averaged output voltage $\langle v(t) \rangle_{T_{2L}}$, rectifier averaged output current $\langle i_2(t) \rangle_{T_{2L}}$, rms line voltage amplitude $v_{g,rms}$, and control voltage $v_{control}(t)$ can be represented as quiescent values plus small slow variations:

$$\begin{aligned}\langle v(t) \rangle_{T_{2L}} &= V + \hat{v}(t) \\ \langle i_2(t) \rangle_{T_{2L}} &= I_2 + \hat{i}_2(t) \\ v_{g,rms} &= V_{g,rms} + \hat{v}_{g,rms}(t) \\ v_{control}(t) &= V_{control} + \hat{v}_{control}(t)\end{aligned}\quad (21.98)$$

with

$$\begin{aligned}V &\gg |\hat{v}(t)| \\ I_2 &\gg |\hat{i}_2(t)| \\ V_{g,rms} &\gg |\hat{v}_{g,rms}(t)| \\ V_{control} &\gg |\hat{v}_{control}(t)|\end{aligned}\quad (21.99)$$

In the averaged model of Fig. 21.33c, $\langle i_2(t) \rangle_{T_{2L}}$ is given by

$$\begin{aligned}\langle i_2(t) \rangle_{T_{2L}} &= \frac{\langle p(t) \rangle_{T_{2L}}}{\langle v(t) \rangle_{T_{2L}}} = \frac{V_{g,rms}^2(t)}{R_e(v_{control}(t))\langle v(t) \rangle_{T_{2L}}} \\ &= f(V_{g,rms}(t), \langle v(t) \rangle_{T_{2L}}, v_{control}(t))\end{aligned}\quad (21.100)$$

This equation resembles DCM buck-boost Eq. (15.50), and linearization proceeds in a similar manner. Expansion of Eq. (21.100) in a three-dimensional Taylor series about the quiescent operating point, and elimination of higher-order nonlinear terms, leads to

$$\hat{i}_2(t) = g_2 \hat{v}_{g,rms}(t) + j_2 \hat{v}_{control}(t) - \frac{\hat{v}(t)}{r_2} \quad (21.101)$$

where

$$g_2 = \left. \frac{df(V_{g,rms}, V, V_{control})}{dv_{g,rms}} \right|_{V_{g,rms}=V_{g,rms}} = \frac{2}{R_e(V_{control})} \frac{V_{g,rms}}{V} \quad (21.102)$$

$$\left(-\frac{1}{r_2} \right) = \left. \frac{df(V_{g,rms}, \langle v \rangle_{T_{2L}}, V_{control})}{d\langle v \rangle_{T_{2L}}} \right|_{\langle v \rangle_{T_{2L}}=V} = -\frac{I_2}{V} \quad (21.103)$$

$$j_2 = \left. \frac{df(V_{g,rms}, V, v_{control})}{dv_{control}} \right|_{v_{control}=V_{control}} = -\frac{V_{g,rms}^2}{VR_e^2(V_{control})} \left. \frac{dR_e(v_{control})}{dv_{control}} \right|_{v_{control}=V_{control}} \quad (21.104)$$

A small-signal equivalent circuit based on Eq. (21.101) is given in Fig. 21.33d. Expressions for the parameters g_2 , j_2 , and r_2 for several controllers are listed in Table 21.1. This model is valid for the conditions of Eq. (21.99), with the additional assumption that the output voltage ripple is sufficiently small. Figure 21.33d is useful only for determining the various ac transfer functions; no information regarding dc conditions can be inferred. The ac resistance r_2 is derived from the

Table 21.1 Small-signal model parameters for several types of rectifier control schemes

| Controller type | g_2 | j_2 | r_2 |
|---|------------------------------|-------------------------------|-----------------------|
| Average current control with feedforward, Fig. 21.18 | 0 | $\frac{P_{av}}{VV_{control}}$ | $\frac{V^2}{P_{av}}$ |
| Current-programmed control, Fig. 21.20 | $\frac{2P_{av}}{VV_{g,rms}}$ | $\frac{P_{av}}{VV_{control}}$ | $\frac{V^2}{P_{av}}$ |
| Nonlinear-carrier charge control of boost rectifier, Fig. 21.25 | $\frac{2P_{av}}{VV_{g,rms}}$ | $\frac{P_{av}}{VV_{control}}$ | $\frac{V^2}{2P_{av}}$ |
| Boost with critical conduction mode control, Fig. 21.24 | $\frac{2P_{av}}{VV_{g,rms}}$ | $\frac{P_{av}}{VV_{control}}$ | $\frac{V^2}{P_{av}}$ |
| DCM buck-boost, flyback, SEPIC, or Ćuk converters | $\frac{2P_{av}}{VV_{g,rms}}$ | $\frac{2P_{av}}{VD}$ | $\frac{V^2}{P_{av}}$ |

slope of the average value of the power source output characteristic, evaluated at the quiescent operating point. The other coefficients, j_2 and g_2 , are also derived from the slopes of the same characteristic, taken with respect to $v_{control}(t)$ and $v_{g,rms}$ and evaluated at the quiescent operating point. The resistance R is the incremental resistance of the load, evaluated at the quiescent operating point. In the boost converter with hysteretic control, the transistor on-time t_{on} replaces $v_{control}$ as the control input; likewise, the transistor duty cycle d is taken as the control input to the DCM buck-boost, flyback, SEPIC, and Ćuk converters. Harmonics are ignored for the current-programmed and NLC controllers; the expressions given in Table 21.1 assume that the converter operates in CCM with negligible harmonics.

The control-to-output transfer function is

$$\frac{\hat{v}(s)}{\hat{v}_{control}(s)} = j_2 R \| r_2 \frac{1}{1 + sC R \| r_2} \quad (21.105)$$

The line-to-output transfer function is

$$\frac{\hat{v}(s)}{\hat{v}_{g,rms}(s)} = g_2 R \| r_2 \frac{1}{1 + sCR \| r_2} \quad (21.106)$$

Thus, the small-signal transfer functions of the high-quality rectifier contain a single pole, ascribable to the output filter capacitor operating in conjunction with the incremental load resistance R and r_2 , the effective output resistance of the power source. Although this model is based on the ideal rectifier, its form is similar to that of the dc-dc DCM buck-boost converter ac model of Chap. 15. This is natural, because the DCM buck-boost converter is itself a natural loss-free resistor. The major difference is that the rms value of the ac input voltage must be used, and that the second harmonic components of r_2 , j_2 , and g_2 must additionally be removed via averaging. Nonetheless, the equivalent circuit and ac transfer functions are of similar form.

When the rectifier drives a regulated dc-dc converter as in Fig. 21.29, then the dc-dc converter presents a constant power load to the rectifier, as illustrated in Fig. 21.30. In equilibrium, the rectifier and dc-dc converter operate with the same average power P_{av} and the same dc voltage V . The incremental resistance R of the constant power load is negative, and is given by

$$R = -\frac{V^2}{P_{av}} \quad (21.107)$$

which is equal in magnitude but opposite in polarity to the rectifier incremental output resistance r_2 , for all controllers except the NLC controller. The parallel combination $r_2||R$ then tends to an open circuit, and the control-to-output and line-to-output transfer functions become

$$\frac{\hat{v}(s)}{\hat{v}_{control}(s)} = \frac{j_2}{sC} \quad (21.108)$$

and

$$\frac{\hat{v}(s)}{\hat{v}_{g,rms}(s)} = \frac{g_2}{sC} \quad (21.109)$$

In the case of the NLC controller, the parallel combination $r_2||R$ becomes equal to $r_2/2$, and Eqs. (21.105) and (21.106) continue to apply.

21.5 RMS Values of Rectifier Waveforms

To correctly specify the power stage elements of a near-ideal rectifier, it is necessary to compute the root-mean-square values of their currents. A typical waveform such as the transistor current of the boost converter, Fig. 21.35, is pulse-width modulated, with both the duty cycle and the peak amplitude varying with the ac input voltage. When the switching frequency is much larger than the ac line frequency, then the rms value can be well-approximated as a double integral. The square of the current is integrated first to find its average over a switching period, and the result is then integrated to find the average over the ac line period.




Fig. 21.35 Modulated transistor current waveform, boost rectifier

Computation of the rms and average values of the waveforms of a PWM rectifier can be quite tedious, and this can impede the effective design of the power stage components. In this section, several approximations are developed, which allow relatively simple analytical expressions to be written for the rms and average values of the power stage currents, and which allow comparison of converter approaches [255, 279]. The rms transistor current in the boost rectifier is found to be quite low.

The rms value of the transistor current is defined as

$$I_{Qrms} = \sqrt{\frac{1}{T_{ac}} \int_0^{T_{ac}} i_Q^2(t) dt} \quad (21.110)$$

where T_{ac} is the period of the ac line waveform. The integral can be expressed as a sum of integrals over all of the switching periods contained in one ac line period:

$$I_{Qms} = \sqrt{\frac{1}{T_{ac}} T_s \sum_{n=1}^{T_{ac}/T_s} \left(\frac{1}{T_s} \int_{(n-1)T_s}^{nT_s} i_Q^2(t) dt \right)} \quad (21.111)$$

where T_s is the switching period. The quantity inside the parentheses is the value of i_Q^2 averaged over the n th switching period. The summation can be approximated by a Riemann integral in the case when T_s is much less than T_{ac} . This approximation corresponds to taking the limit as T_s tends to zero, as follows:

$$\begin{aligned} I_{Qrm} &\approx \sqrt{\frac{1}{T_{ac}} \lim_{T_s \rightarrow 0} \left[T_s \sum_{n=1}^{T_{ac}/T_s} \left(\frac{1}{T_s} \int_{(n-1)T_s}^{nT_s} i_Q^2(\tau) d\tau \right) \right]} \\ &= \sqrt{\frac{1}{T_{ac}} \int_0^{T_{ac}} \frac{1}{T_s} \int_t^{t+T_s} i_Q^2(\tau) d\tau dt} \\ &= \sqrt{\langle \langle i_Q^2(t) \rangle_{T_s} \rangle_{T_{ac}}} \end{aligned} \quad (21.112)$$

So $i_Q^2(t)$ is first averaged over one switching period. The result is then averaged over the ac line period, and the square root is taken of the result.

21.5.1 Boost Rectifier Example

For the boost rectifier, the transistor current $i_Q(t)$ is equal to the input current when the transistor conducts, and is zero when the transistor is off. Therefore, the average of $i_Q^2(t)$ over one switching period is

$$\begin{aligned} \langle i_Q^2 \rangle_{T_s} &= \frac{1}{T_s} \int_t^{t+T_s} i_Q^2(t) dt \\ &= d(t) i_{ac}^2(t) \end{aligned} \quad (21.113)$$

If the input voltage is given by

$$v_{ac}(t) = V_M |\sin \omega t| \quad (21.114)$$

then the input current will be

$$i_{ac}(t) = \frac{V_M}{R_e} |\sin \omega t| \quad (21.115)$$

where R_e is the emulated resistance. With a constant output voltage V , the transistor duty cycle must obey the relationship

$$\frac{V}{v_{ac}(t)} = \frac{1}{1 - d(t)} \quad (21.116)$$

This assumes that the converter dynamics are fast compared to the ac line frequency. Substitution of Eq. (21.114) into (21.116) and solution for $d(t)$ yields

$$d(t) = 1 - \frac{V_M}{V} |\sin \omega t| \quad (21.117)$$

Substitution of Eqs. (21.115) and (21.117) into Eq. (21.113) yields the following expression

$$\langle i_Q^2 \rangle_{T_s} = \frac{V_M^2}{R_e^2} \left(1 - \frac{V_M}{V} |\sin \omega t| \right) \sin^2(\omega t) \quad (21.118)$$

One can now plug this expression into Eq. (21.112):

$$\begin{aligned} I_{Qrms} &= \sqrt{\frac{1}{T_{ac}} \int_0^{T_{ac}} \langle i_Q^2 \rangle_{T_s} dt} \\ &= \sqrt{\frac{1}{T_{ac}} \int_0^{T_{ac}} \frac{V_M^2}{R_e^2} \left(1 - \frac{V_M}{V} |\sin \omega t| \right) \sin^2(\omega t) dt} \end{aligned} \quad (21.119)$$

which can be further simplified to

$$I_{Qrms} = \sqrt{\frac{2}{T_{ac}} \frac{V_M^2}{R_e^2} \int_0^{T_{ac}/2} \left(\sin^2(\omega t) - \frac{V_M}{V} \sin^3(\omega t) \right) dt} \quad (21.120)$$

This involves integration of powers of $\sin(\omega t)$ over a complete half-cycle. The integral can be evaluated with the help of the following formula:

$$\frac{1}{\pi} \int_0^\pi \sin^n(\theta) d\theta = \begin{cases} \frac{2}{\pi} \frac{2 \cdot 4 \cdot 6 \cdots (n-1)}{1 \cdot 3 \cdot 5 \cdots n} & \text{if } n \text{ is odd} \\ \frac{1 \cdot 3 \cdot 5 \cdots (n-1)}{2 \cdot 4 \cdot 6 \cdots n} & \text{if } n \text{ is even} \end{cases} \quad (21.121)$$

This type of integral commonly arises in rms calculations involving PWM rectifiers. The values of the integral for several choices of n are listed in Table 21.2. Evaluation of the integral in Eq. (21.120) using Eq. (21.121) leads to the following result:

$$I_{Qrms} = \frac{V_M}{\sqrt{2} R_e} \sqrt{1 - \frac{8}{3\pi} \frac{V_M}{V}} = I_{ac\ rms} \sqrt{1 - \frac{8}{3\pi} \frac{V_M}{V}} \quad (21.122)$$

Table 21.2 Solution of the integral of Eq. (21.121), for several values of n

| n | $\frac{1}{\pi} \int_0^\pi \sin^n(\theta) d\theta$ |
|-----|---|
| 1 | $\frac{2}{\pi}$ |
| 2 | $\frac{1}{2}$ |
| 3 | $\frac{4}{3\pi}$ |
| 4 | $\frac{3}{8}$ |
| 5 | $\frac{16}{15\pi}$ |
| 6 | $\frac{15}{48}$ |

It can be seen that the rms transistor current is minimized by choosing the output voltage V to be as small as possible. The best that can be done is to choose $V = V_M$, which leads to

$$I_{Qrms} = 0.39I_{ac\ rms} \quad (21.123)$$

Larger values of V lead to a larger rms transistor current.

A similar analysis for the rms diode current leads to the following expression

$$I_{Drms} = I_{ac\ rms} \sqrt{\frac{8}{3\pi} \frac{V_M}{V}} \quad (21.124)$$

The choice $V = V_M$ maximizes the rms diode current, with the result

$$I_{Drms} = 0.92I_{ac\ rms} \quad (21.125)$$

Larger values of V lead to smaller rms diode current.

Average currents can be computed in a similar way. The results are

$$\begin{aligned} I_{Qav} &= I_{ac\ rms} \frac{2\sqrt{2}}{\pi} \left(1 - \frac{\pi}{8} \frac{V_M}{V} \right) \\ I_{Dav} &= I_{ac\ rms} \frac{V_M}{2\sqrt{2}V} \end{aligned} \quad (21.126)$$

Expressions for rms, average, and peak currents of the power stage components of the continuous conduction mode boost converter are summarized in Table 21.3. Expressions are also tabulated for flyback and SEPIC topologies, operating in the continuous conduction mode. In the case of the flyback converter, an $L_1 - C_1$ input filter is also included. In all cases, the effects of switching ripple are neglected.

21.5.2 Comparison of Single-Phase Rectifier Topologies

When isolation is not a rectifier requirement, and when it is acceptable that the dc output voltage be marginally larger than the peak ac input voltage, then the boost converter is a very effective approach. For example, consider the design of a 1 kW rectifier operating from the 240 Vrms input line voltage. If the converter efficiency and power factor are both approximately unity, then the rms input current is $I_{rms} = (1000W)/(240V) = 4.2$ A. The dc output voltage is chosen to be 380 V, or slightly larger than the peak ac input voltage. By use of Eq. (21.122), the rms transistor current is found to be 2 A. This is quite a low value—less than half of the rms input current, which demonstrates how effectively the converter utilizes the power switch. The rms diode current is 3.6 A, and the transistor and diode blocking voltages are 380 V. With a 120 A ac input voltage, the transistor and diode rms currents increase to 6.6 A and 5.1 A, respectively.

The only real drawback of the boost converter is its inability to limit inrush currents. When the dc output voltage is less than the instantaneous input voltage, the control circuit of the boost rectifier loses control of the inductor current waveform. A very large inrush current occurs when the dc output capacitor is initially charged. Additional circuitry must be employed to limit the magnitude of this current.

Buck-boost, SEPIC, and Ćuk topologies can be used to solve the inrush current problem. Since these converters have a $d/(1-d)$ conversion ratio, their waveforms can be controlled

Table 21.3 Summary of PWM rectifier current stresses for several converter topologies

| | rms | Average | Peak |
|--|--|--|---|
| CCM boost | | | |
| Transistor | $I_{ac\ rms} \sqrt{1 - \frac{8}{3\pi} \frac{V_M}{V}}$ | $I_{ac\ rms} \frac{2\sqrt{2}}{\pi} \left(1 - \frac{\pi}{8} \frac{V_M}{V}\right)$ | $I_{ac\ rms} \sqrt{2}$ |
| Diode | $I_{dc} \sqrt{\frac{16}{3\pi} \frac{V}{V_M}}$ | I_{dc} | $2I_{dc} \frac{V}{V_M}$ |
| Inductor | $I_{ac\ rms}$ | $I_{ac\ rms} \frac{2\sqrt{2}}{\pi}$ | $I_{ac\ rms} \sqrt{2}$ |
| CCM flyback, with $n : 1$ isolation transformer and input filter | | | |
| Transistor, xfmr primary | $I_{ac\ rms} \sqrt{1 + \frac{8}{3\pi} \frac{V_M}{nV}}$ | $I_{ac\ rms} \frac{2\sqrt{2}}{\pi}$ | $I_{ac\ rms} \sqrt{2} \left(1 + \frac{V_M}{nV}\right)$ |
| L_1 | $I_{ac\ rms}$ | $I_{ac\ rms} \frac{2\sqrt{2}}{\pi}$ | $I_{ac\ rms} \sqrt{2}$ |
| C_1 | $I_{ac\ rms} \sqrt{\frac{8}{3\pi} \frac{V_M}{nV}}$ | 0 | $I_{ac\ rms} \sqrt{2} \max\left(1, \frac{V_M}{nV}\right)$ |
| Diode, xfmr secondary | $I_{dc} \sqrt{\frac{3}{2} + \frac{16}{3\pi} \frac{nV}{V_M}}$ | I_{dc} | $2I_{dc} \left(1 + \frac{nV}{V_M}\right)$ |
| CCM SEPIC, nonisolated | | | |
| Transistor | $I_{ac\ rms} \sqrt{1 + \frac{8}{3\pi} \frac{V_M}{V}}$ | $I_{ac\ rms} \frac{2\sqrt{2}}{\pi}$ | $I_{ac\ rms} \sqrt{2} \left(1 + \frac{V_M}{V}\right)$ |
| L_1 | $I_{ac\ rms}$ | $I_{ac\ rms} \frac{2\sqrt{2}}{\pi}$ | $I_{ac\ rms} \sqrt{2}$ |
| C_1 | $I_{ac\ rms} \sqrt{\frac{8}{3\pi} \frac{V_M}{V}}$ | 0 | $I_{ac\ rms} \sqrt{2} \max\left(1, \frac{V_M}{V}\right)$ |
| L_2 | $I_{ac\ rms} \frac{V_M}{V} \frac{\sqrt{3}}{2}$ | $\frac{I_{ac\ rms}}{\sqrt{2}} \frac{V_M}{V}$ | $I_{ac\ rms} \frac{V_M}{V} \sqrt{2}$ |
| Diode | $I_{dc} \sqrt{\frac{3}{2} + \frac{16}{3\pi} \frac{V}{V_M}}$ | I_{dc} | $2I_{dc} \left(1 + \frac{V}{V_M}\right)$ |
| CCM SEPIC, with $n : 1$ isolation transformer | | | |
| Transistor | $I_{ac\ rms} \sqrt{1 + \frac{8}{3\pi} \frac{V_M}{nV}}$ | $I_{ac\ rms} \frac{2\sqrt{2}}{\pi}$ | $I_{ac\ rms} \sqrt{2} \left(1 + \frac{V_M}{nV}\right)$ |
| L_1 | $I_{ac\ rms}$ | $I_{ac\ rms} \frac{2\sqrt{2}}{\pi}$ | $I_{ac\ rms} \sqrt{2}$ |
| C_1 , xfmr primary | $I_{ac\ rms} \sqrt{\frac{8}{3\pi} \frac{V_M}{nV}}$ | 0 | $I_{ac\ rms} \sqrt{2} \max\left(1, \frac{V_M}{nV}\right)$ |
| Diode, xfmr secondary | $I_{dc} \sqrt{\frac{3}{2} + \frac{16}{3\pi} \frac{nV}{V_M}}$ | I_{dc} | $2I_{dc} \left(1 + \frac{nV}{V_M}\right)$ |

with, in all cases, $\frac{I_{ac\ rms}}{I_{dc}} = \sqrt{2} \frac{V}{V_M}$, ac input voltage = $V_M \sin(\omega t)$, dc output voltage = V .

when the output voltage is any positive value, but the price paid for this capability is increased component stresses. For the same 1 kW rectifier with 240 Vrms ac input and 380 V output, the transistor rms current and peak voltage of the nonisolated SEPIC are 5.5 A and 719 V. The rms diode current is 4.85 A. The semiconductor voltage stresses can be reduced by reducing the output voltage, at the expense of increased rms currents. With a 120 V ac input voltage, the transistor and diode rms currents increase to 9.8 A and 6.1 A, respectively.

Isolation can also be obtained in the SEPIC and other topologies, as discussed in Chap. 6. The turns ratio of the isolation transformer can also be used to reduce the primary-side currents when the dc output voltage is low. But the transformer winding rms currents are higher than those of a dc–dc converter, because of the pulsating (twice-line frequency) power flow. For the 1 kW, 240 V ac input SEPIC example, with a 42 V 23.8 A dc load, and a 4:1 transformer turns ratio, the rms transformer currents are 5.5 A (primary) and 36.4 A (secondary). The rms transistor current is 6.9 A. At 120 V ac input voltage, these currents increase to 7.7 A, 42.5 A, and 11.4 A, respectively.

21.6 Modeling Losses and Efficiency in CCM High-Quality Rectifiers

As in the case of dc–dc converters, we would like to model the converter loss elements so that we can correctly specify the power stage components. The equivalent circuit approach used in the dc–dc case can be generalized to include ac–dc low-harmonic rectifiers, although the resulting equations are more complicated because of the low-frequency ac modulation of the waveforms.

A dc–dc boost converter and its steady-state equivalent circuit are illustrated in Fig. 21.36. When the converter operates in equilibrium, the model of Fig. 21.36b can be solved to determine




Fig. 21.36 Dc–dc boost converter (a) and a steady-state equivalent circuit (b), which models the inductor resistance R_L , MOSFET on-resistance R_{on} , and diode forward voltage drop V_F




Fig. 21.37 Ac-dc boost rectifier (a) and a low-frequency equivalent circuit (b), that models converter losses and efficiency

the converter losses and efficiency. In the ac-dc case, the input voltage $v_g(t)$ is a rectified sinusoid, and the controller varies the duty cycle $d(t)$ to cause $i_g(t)$ to follow $v_g(t)$ according to

$$i_g(t) = \frac{v_g(t)}{R_e} \quad (21.127)$$

The emulated resistance R_e is chosen by the controller such that the desired dc output voltage is obtained. Ac variations in $d(t)$, $v_g(t)$, and several other system waveforms are not small, and hence the small-signal approximation employed in Chaps. 7 to 18 is not justified. We can continue to model the low-frequency components of the converter via averaging, but the resulting equivalent circuits are, in general, time-varying and nonlinear.

For the purposes of determining the rectifier efficiency, it is assumed that (1) the inductor is sufficiently small, such that it has negligible influence on the ac-line frequency components of the system waveforms and (2) the capacitor is large, so that the output voltage $v(t)$ is essentially equal to its equilibrium dc value, with negligible low- or high-frequency ac variations. So in the ac-dc case, the model becomes as shown in Fig. 21.37. Low-frequency components ($\ll f_s$) of the controller waveforms are sketched in Fig. 21.38.

To find the rectifier waveforms, losses, and efficiency, we must solve the circuit of Fig. 21.37b, under the conditions that the controller varies the duty cycle $d(t)$ such that Eq. (21.127) is satisfied. This leads to time-varying circuit elements $d(t)R_{on}$ and the $d'(t) : 1$ transformer. The solution that follows involves the following steps: (1) solve for the $d(t)$ waveform; (2) average $i_d(t)$ to find its dc component, equal to the load current I ; and (3) find other quantities of interest such as the rectifier efficiency.




Fig. 21.38 Typical low-frequency components of the boost rectifier waveforms

The simplified boost converter circuit model of Fig. 21.39, in which only the MOSFET conduction loss is accounted for, is solved here. However, the results can be generalized directly to the circuit of Fig. 21.37b; doing so is left as a homework problem. A similar procedure can also be followed to derive expressions for the losses and efficiencies of other rectifier topologies.

21.6.1 Expression for Controller Duty Cycle $d(t)$

The controller varies the duty cycle $d(t)$ such that Eq. (21.127) is satisfied. By solving the input-side loop of Fig. 21.39, we obtain

$$i_g(t)d(t)R_{on} = v_g(t) - d'(t)v \quad (21.128)$$

Substitute Eq. (21.127) into (21.128) to eliminate $i_g(t)$:

$$\frac{v_g(t)}{R_e}d(t)R_{on} = v_g(t) - d'(t)v \quad (21.129)$$

$$\text{with } v_g(t) = V_M |\sin \omega t| \quad (21.130)$$

We can now solve for the duty cycle $d(t)$. The result is

$$d(t) = \frac{v - v_g(t)}{v - v_g(t)\frac{R_{on}}{R_e}} \quad (21.131)$$

This expression neglects the converter dynamics, an assumption that is justified when these dynamics are sufficiently faster than the ac line voltage variation. The expression also neglects operation in the discontinuous conduction mode near the zero crossing of the ac line voltage waveform. This is justified when the rectifier operates in the continuous conduction mode for most of the ac line cycle, because the power loss near the zero crossing is negligible.

21.6.2 Expression for the DC Load Current

By charge balance on output capacitor C , the dc load current I is equal to the dc component of the diode current i_d :

$$I = \langle i_d \rangle_{T_{ac}} \quad (21.132)$$

Solution of Fig. 21.39 for $i_d(t)$ yields

$$i_d(t) = d'(t)i_g(t) = d'(t)\frac{v_g(t)}{R_e} \quad (21.133)$$

From Eq. (21.131), $d'(t) = 1 - d(t)$ is given by




Fig. 21.39 Simplified boost power stage low-frequency equivalent circuit, in which only the MOSFET on-resistance is modeled

$$d'(t) = \frac{v_g(t) \left(1 - \frac{R_{on}}{R_e}\right)}{v - v_g(t) \frac{R_{on}}{R_e}} \quad (21.134)$$

so

$$i_d(t) = \frac{v_g^2(t)}{R_e} \frac{\left(1 - \frac{R_{on}}{R_e}\right)}{v - v_g(t) \frac{R_{on}}{R_e}} \quad (21.135)$$

Now substitute $v_g(t) = V_M \sin \omega t$, and integrate to find $\langle i_d(t) \rangle_{T_{ac}}$:

$$I = \langle i_d \rangle_{T_{ac}} = \frac{2}{T_{ac}} \int_0^{T_{ac}/2} \left(\frac{V_M^2}{R_e} \right) \frac{\left(1 - \frac{R_{on}}{R_e}\right) \sin^2(\omega t)}{\left(v - \frac{V_M R_{on}}{R_e} \sin(\omega t)\right)} dt \quad (21.136)$$

Again, $T_{ac} = 2\pi/\omega$ is the ac line period. Equation (21.136) can be rewritten as

$$I = \frac{2}{T_{ac}} \frac{V_M^2}{VR_e} \left(1 - \frac{R_{on}}{R_e}\right) \int_0^{T_{ac}/2} \frac{\sin^2(\omega t)}{1 - a \sin(\omega t)} dt \quad (21.137)$$

$$\text{where } a = \left(\frac{V_M}{V}\right) \left(\frac{R_{on}}{R_e}\right) \quad (21.138)$$

By waveform symmetry, we need only integrate from 0 to $T_{ac}/4$. Also, make the substitution $\theta = \omega t$:

$$I = \frac{V_M^2}{VR_e} \left(1 - \frac{R_{on}}{R_e}\right) \frac{2}{\pi} \int_0^{\pi/2} \frac{\sin^2(\theta)}{1 - a \sin(\theta)} d\theta \quad (21.139)$$

Evaluation of this integral is tedious. It arises in not only the boost rectifier, but in a number of other high-quality rectifier topologies as well. The derivation is not given here, but involves the substitution $z = \tan(\theta/2)$, performing a partial fraction expansion of the resulting rational function of z , and integration of the results. The solution is

$$\frac{4}{\pi} \int_0^{\pi/2} \frac{\sin^2(\theta)}{1 - a \sin(\theta)} d\theta = F(a) = \frac{2}{a^2 \pi} \left(-2a - \pi + \frac{4 \sin^{-1}(a) + 2 \cos^{-1}(a)}{\sqrt{1 - a^2}}\right) \quad (21.140)$$

This equation is somewhat complicated, but it is in closed form, and can easily be evaluated by computer spreadsheet. The quantity a , which is a measure of the loss resistance R_{on} relative to the emulated resistance R_e , is typically much smaller than 1. $F(a)$ is plotted in Fig. 21.40. The function $F(a)$ can be well-approximated as follows:

$$F(a) \approx 1 + 0.862a + 0.78a^2 \quad (21.141)$$

For $|a| \leq 0.15$, the $F(a)$ predicted by this approximate expression is within 0.1% of the exact value. If the a^2 term is omitted, then the accuracy drops to $\pm 2\%$ over the same range of a . The rectifier efficiency η calculated in the next section depends directly on $F(a)$, and hence the accuracy of $F(a)$ coincides with the accuracy of η .




Fig. 21.40 Plot of the integral $F(a)$ vs. a

21.6.3 Solution for Converter Efficiency η

Now that we have found the dc load current, we can calculate the converter efficiency η . The average input power is

$$P_{in} = \langle p_{in}(t) \rangle_{T_{ac}} = \frac{V_M^2}{2R_e} \quad (21.142)$$

The average load power is

$$P_{out} = VI = (V) \left(\frac{V_M^2}{VR_e} \left(1 - \frac{R_{on}}{R_e} \right) \frac{F(a)}{2} \right) \quad (21.143)$$

$$\text{where } a = \left(\frac{V_M}{V} \right) \left(\frac{R_{on}}{R_e} \right) \quad (21.144)$$

Here, we have substituted Eq. (21.139) for I . The efficiency is therefore

$$\eta = \frac{P_{out}}{P_{in}} = \left(1 - \frac{R_{on}}{R_e} \right) F(a) \quad (21.145)$$

by substitution of Eqs. (21.142) and (21.143). If desired, the parabolic approximation for $F(a)$, Eq. (21.141), can be employed. This leads to

$$\eta \approx \left(1 - \frac{R_{on}}{R_e} \right) \left(1 + 0.862 \frac{V_M}{V} \frac{R_{on}}{R_e} + 0.78 \left(\frac{V_M}{V} \frac{R_{on}}{R_e} \right)^2 \right) \quad (21.146)$$

Equations (21.145) and (21.146) show how the efficiency varies with MOSFET on-resistance R_{on} and with ac peak voltage V_M . Equation (21.145) is plotted in Fig. 21.41. It can be seen that high efficiency is obtained when the peak ac line voltage V_M is close to the dc output voltage V . Efficiencies in the range 90% to 95% can then be obtained, even with MOSFET on-resistances as high as $0.2R_e$. Of course, Fig. 21.41 is optimistic because it neglects sources of loss other than the MOSFET conduction loss.




Fig. 21.41 Boost rectifier efficiency, Eq. (21.145), accounting for MOSFET on-resistance

21.6.4 Design Example

Let us utilize Fig. 21.41 to design for a given efficiency. Consider the following specifications:

| | |
|-------------------|-------|
| Output voltage | 390 V |
| Output power | 500 W |
| rms input voltage | 120 V |
| Efficiency | 95% |

Assume that losses other than the MOSFET conduction loss are negligible. The average input power is

$$P_{in} = \frac{P_{out}}{\eta} = \frac{500W}{0.95} = 526 \text{ W} \quad (21.147)$$

The emulated resistance is therefore

$$R_e = \frac{V_{g,rms}^2}{P_{in}} = \frac{(120V)^2}{526W} = 27.4\Omega \quad (21.148)$$

Also,

$$\frac{V_M}{V} = \frac{120\sqrt{2}V}{390V} = 0.435 \quad (21.149)$$

From Fig. 21.41, or by evaluation of the exact equation (21.145), 95% efficiency with $V_M/V = 0.435$ occurs with $R_{on}/R_e \approx 0.077$. So we require a MOSFET having an on-resistance of

$$R_{on} \leq (0.077)R_e = (0.077)(27.4\Omega) = 2.11\Omega \quad (21.150)$$

Of course, other converter losses have not been accounted for, which will reduce the efficiency.

It is instructive to compare this result with that obtained using the expressions for rms current from Sect. 21.5. The rms transistor current of the ideal CCM boost converter is given by

Eq. (21.122). The rms input current will be equal to $P_{in}/V_{g,rms} = (526\text{W})/(120\text{V}) = 4.38 \text{ A}$. Hence, Eq. (21.122) predicts an rms transistor current of

$$\begin{aligned} I_{Qrms} &= I_{ac\ rms} \sqrt{1 - \frac{8}{3\pi} \frac{V_M}{V}} \\ &= (4.38 \text{ A}) \sqrt{1 - \frac{8}{3\pi} \frac{(120 \text{ V}) \sqrt{2}}{(390 \text{ V})}} \\ &= 3.48 \text{ A} \end{aligned} \quad (21.151)$$

Hence, the MOSFET on-resistance should be chosen according to

$$R_{on} \leq \frac{P_{in} - P_{out}}{I_{Qrms}^2} = \frac{(526 \text{ W}) - (500 \text{ W})}{(4.38 \text{ A})^2} = 2.17\Omega \quad (21.152)$$

This calculation is approximate because Eq. (21.122) was derived using the waveforms of the ideal (lossless) converter. Nonetheless, it gives an answer that is very close to the more exact result of Eq. (21.150). We would expect this approximate approach to exhibit good accuracy in this example, because of the high 95% efficiency.

21.7 Ideal Three-Phase Rectifiers

The single-phase ideal rectifier concepts of the previous sections can be generalized to cover ideal three-phase rectifiers. Figure 21.42a illustrates the properties of an ideal three-phase rectifier, which presents a balanced resistive load to the utility system. A three-phase converter system is controlled such that resistor emulation is obtained in each input phase. The rectifier three-phase input port can then be modeled by per-phase effective resistances R_e , as illustrated in Fig. 21.42a. The instantaneous powers apparently consumed by these resistors are transferred to the rectifier dc output port. The rectifier output port can therefore be modeled by power sources equal to the instantaneous powers flowing into the effective resistances R_e . It is irrelevant whether the three power sources are connected in series or in parallel; in either event, they can be combined into a single source equal to the total three-phase instantaneous input power as illustrated in Fig. 21.42b.

If the three-phase ac input voltages are

$$\begin{aligned} v_{an}(t) &= V_M \sin(\omega t) \\ v_{bn}(t) &= V_M \sin(\omega t - 120^\circ) \\ v_{cn}(t) &= V_M \sin(\omega t - 240^\circ) \end{aligned} \quad (21.153)$$

then the instantaneous powers flowing into the phase a , b , and c effective resistances R_e are

$$\begin{aligned} p_a(t) &= \frac{v_{an}^2(t)}{R_e} = \frac{V_M^2}{2R_e} (1 - \cos(2\omega t)) \\ p_b(t) &= \frac{v_{bn}^2(t)}{R_e} = \frac{V_M^2}{2R_e} (1 - \cos(2\omega t - 240^\circ)) \\ p_c(t) &= \frac{v_{cn}^2(t)}{R_e} = \frac{V_M^2}{2R_e} (1 - \cos(2\omega t - 120^\circ)) \end{aligned} \quad (21.154)$$




Fig. 21.42 Development of the ideal three-phase rectifier model: (a) three ideal single-phase rectifiers, (b) combination of the three power sources into an equivalent single power source

Each instantaneous phase power contains a dc term $V_M^2/(2R_e)$, and a second-harmonic term. The total instantaneous three-phase power is

$$p_{tot}(t) = p_a(t) + p_b(t) + p_c(t) = \frac{3}{2} \frac{V_M^2}{R_e} \quad (21.155)$$

This is the instantaneous power which flows out of the rectifier dc output port. Note that the second harmonic terms add to zero, such that the rectifier instantaneous output power is constant. This is a consequence of the fact that the instantaneous power flow in any balanced three-phase ac system is constant. So, unlike the single-phase case, the ideal three-phase rectifier can supply constant instantaneous power to a dc load, without the need for internal low-frequency energy storage.

A variety of 3ϕ ac-dc PWM rectifiers are known; a few of the many references on this subject are listed in the references [8, 22, 280–294]. The most well-known topology is the three-phase ac-dc boost rectifier, illustrated in Fig. 21.43. This converter requires six SPST current-bidirectional two-quadrant switches. The inductors and capacitor filter the high-frequency switching harmonics, and have little influence on the low-frequency ac components of the wave-

forms. The switches of each phase are controlled to obtain input resistor emulation, either with a multiplying controller scheme similar to Fig. 21.5, or with some other approach. To obtain undistorted line current waveforms, the dc output voltage V must be greater than or equal to the peak line-to-line ac input voltage $V_{L,pk}$. In a typical realization, V is somewhat greater than $V_{L,pk}$. This converter resembles the voltage-source inverter, discussed briefly in Chap. 4, except that the converter is operated as a rectifier, and the converter input currents are controlled via high-frequency pulse-width modulation.

The three-phase boost rectifier of Fig. 21.43 has several attributes that make it the leading candidate for most 3øac-dc rectifier applications. The ac input currents are nonpulsating, and hence very little additional input EMI filtering is required. As in the case of the single-phase boost rectifier, the rms transistor currents and also the conduction losses of the three-phase boost rectifier are low relative to other 3øac-dc topologies such as the current source inverter. The converter is capable of bidirectional power flow. A disadvantage is the requirement for six active devices: when compared with a dc-dc converter of similar ratings, the active semiconductor utilization (discussed in Chap. 6) is low. Also, since the rectifier has a boost characteristic, it is not suitable for direct replacement of traditional buck-type phase-controlled rectifiers. The circuit of Fig. 21.43 coincides with the voltage-source inverter of Fig. 4.14; indeed, the current-bidirectional switches allow bidirectional current flow and also power flow in either direction.

The literature contains a wide variety of schemes for controlling the switches of a six-switch three-phase bridge network, which are applicable for control of the switches of Fig. 21.43. The basic operation of the converter can be most easily understood by assuming that the switches are controlled via simple sinusoidal pulse-width modulation. Transistor Q_1 is driven with duty cycle $d_1(t)$, while transistor Q_4 is driven by the complement of $d_1(t)$, or $d'_1(t) = 1 - d_1(t)$. Transistors Q_2 and Q_5 are driven with duty cycles $d_2(t)$ and $d'_2(t)$, respectively, and transistors Q_3 and Q_6 are driven with duty cycles $d_3(t)$ and $d'_3(t)$, respectively. The switch voltage waveforms of Fig. 21.44 are obtained. The average switch voltages are

$$\begin{aligned}\langle v_{10}(t) \rangle_{T_s} &= d_1(t) \langle v(t) \rangle_{T_s} \\ \langle v_{20}(t) \rangle_{T_s} &= d_2(t) \langle v(t) \rangle_{T_s} \\ \langle v_{30}(t) \rangle_{T_s} &= d_3(t) \langle v(t) \rangle_{T_s}\end{aligned}\quad (21.156)$$





Fig. 21.43 Boost-type three-phase ac-dc PWM rectifier

**Fig. 21.44** Switch waveforms, 3φac–dc boost rectifier

The averaged line-to-line switch voltages are therefore

$$\begin{aligned}\langle v_{12}(t) \rangle_{T_s} &= \langle v_{10}(t) \rangle_{T_s} - \langle v_{20}(t) \rangle_{T_s} = (d_1(t) - d_2(t)) \langle v(t) \rangle_{T_s} \\ \langle v_{23}(t) \rangle_{T_s} &= \langle v_{20}(t) \rangle_{T_s} - \langle v_{30}(t) \rangle_{T_s} = (d_2(t) - d_3(t)) \langle v(t) \rangle_{T_s} \\ \langle v_{31}(t) \rangle_{T_s} &= \langle v_{30}(t) \rangle_{T_s} - \langle v_{10}(t) \rangle_{T_s} = (d_3(t) - d_1(t)) \langle v(t) \rangle_{T_s}\end{aligned}\quad (21.157)$$

In a similar manner, the average switch currents can be shown to be

$$\begin{aligned}\langle i_1(t) \rangle_{T_s} &= d_1(t) \langle i_a(t) \rangle_{T_s} \\ \langle i_2(t) \rangle_{T_s} &= d_2(t) \langle i_b(t) \rangle_{T_s} \\ \langle i_3(t) \rangle_{T_s} &= d_3(t) \langle i_c(t) \rangle_{T_s}\end{aligned}\quad (21.158)$$

Equations (21.157) and (21.158) lead to the circuit-averaged model of Fig. 21.45.

With sinusoidal PWM, the duty cycles are varied sinusoidally in synchronism with the ac line, as follows:

$$\begin{aligned} d_1(t) &= D_0 + \frac{1}{2}D_m \sin(\omega t - \varphi) \\ d_2(t) &= D_0 + \frac{1}{2}D_m \sin(\omega t - \varphi - 120^\circ) \\ d_3(t) &= D_0 + \frac{1}{2}D_m \sin(\omega t - \varphi - 240^\circ) \end{aligned} \quad (21.159)$$

where ω is the ac line frequency. Since each instantaneous duty cycle must lie in the interval $[0,1]$, the dc bias D_0 is required. The factor D_m is called the *modulation index*; for $D_0 = 0.5$, D_m must be less than or equal to one. Other choices of D_0 further restrict D_m . In general, the modulation index can be defined as equal to the peak-to-peak amplitude of the fundamental component of the duty cycle variation.

If the switching frequency is sufficiently large, then filter inductors L can be small in value, such that they have negligible effect on the low-frequency ac waveforms. The averaged switch voltage $\langle v_{12}(t) \rangle_{T_s}$ then becomes approximately equal to the ac line-line voltage $v_{ab}(t)$:

$$\langle v_{12}(t) \rangle_{T_s} = (d_1(t) - d_2(t))\langle v(t) \rangle_{T_s} \approx v_{ab}(t) \quad (21.160)$$

Substitution of Eqs. (21.153) and (21.159) leads to

$$\frac{1}{2}D_m [\sin(\omega t - \varphi) - \sin(\omega t - \varphi - 120^\circ)] \langle v(t) \rangle_{T_s} = V_M [\sin(\omega t) - \sin(\omega t - 120^\circ)] \quad (21.161)$$

For small L , the angle φ must tend to zero, and hence the sinusoidal terms in Eq. (21.161) cancel out. In steady state, the dc output voltage is $\langle v(t) \rangle_{T_s} = V$ Eq. (21.161) then becomes

$$\frac{1}{2}D_m V = V_M \quad (21.162)$$

Solution for the dc output voltage V leads to

$$V = \frac{2V_M}{D_m} \quad (21.163)$$

Equation (21.163) can be written in terms of the peak line-to-line voltage $V_{L,pk}$, as

$$V = \frac{2}{\sqrt{3}} \frac{V_{L,pk}}{D_m} = 1.15 \frac{V_{L,pk}}{D_m} \quad (21.164)$$

With $D_m \leq 1$, the dc output voltage V must be greater than or equal to 1.15 times the peak line-to-line ac input voltage. Thus, the rectifier has a boost characteristic.




Fig. 21.45 Averaged model of the open-loop 3φ ac-dc boost rectifier




Fig. 21.46 A modulation strategy that leads to a dc output voltage equal to the peak input line-line voltage

The sinusoidal PWM approach of Eq. (21.159) is not the only way to vary the duty cycles to obtain sinusoidal ac voltages and currents. For example, triplen harmonics can be added to the duty-cycle expressions of Eq. (21.159). These triplen harmonics cancel out in Eq. (21.157), such that the average inverter input voltages $\langle v_{12}(t) \rangle_{T_s}$, $\langle v_{23}(t) \rangle_{T_s}$, and $\langle v_{31}(t) \rangle_{T_s}$ contain only fundamental. Figure 21.46 illustrates duty cycle variations that lead to a dc output voltage V equal to $V_{L,pk}$. The effective modulation index in this case is 1.15. The ac-side voltages and currents are again undistorted. Further increases in the modulation index can be attained only by introduction of distortion in the ac-side voltages and currents. Of course, in practice the duty-cycle modulations are usually generated by the feedback loops that control the input current waveforms to attain resistor emulation.

Three-phase ac-to-dc rectifiers having buck, buck-boost, or other characteristics are possible, but find much less use than the boost topology. A 3øac-dc rectifier system can also be constructed simply using three separate single-phase rectifiers [273]; however, each single-phase rectifier must then contain transformer isolation, leading to substantially increased switch stress and loss. Other unconventional approaches to three-phase low-harmonic rectification have also been recently explored, such as the Vienna rectifier [292, 294], single-switch approaches [285–291], and other circuits [281–284, 293].

Yet another approach to solving the problem of three-phase rectifier harmonics is the *harmonic correction* scheme illustrated in Fig. 21.47. An active six-switch three-phase bridge removes the harmonics generated by a nonlinear three-phase load such as an uncontrolled rectifier. The harmonic corrector is controlled such that its ac line currents contain harmonics that are equal in magnitude but opposite in phase to the harmonics generated by the nonlinear load. No average power flows into the harmonic corrector. The total kVA rating of the harmonic corrector semiconductor devices depends on the magnitudes of the harmonics produced by the nonlinear load. If the THD generated by the load is not too large, then the harmonic corrector scheme requires less total active silicon than the CCM boost-type rectifier of Fig. 21.43. But if the uncontrolled rectifier contains small ac line inductances, such that it operates in the discontinuous conduction mode with large THD, then it is probably better to simply replace the uncontrolled rectifier with the CCM boost-type rectifier of Fig. 21.43.




Fig. 21.47 A harmonic corrector, based on the 3φ ac–dc boost converter of Fig. 21.43

21.8 Summary of Key Points

1. The ideal rectifier presents an effective resistive load, the emulated resistance R_e , to the ac power system. The power apparently “consumed” by R_e is transferred to the dc output port. In a three-phase ideal rectifier, input resistor emulation is obtained in each phase. In both the single-phase and three-phase cases, the output port follows a power source characteristic, dependent on the instantaneous ac input power. Ideal rectifiers can perform the function of low-harmonic rectification, without need for low-frequency reactive elements.
2. The dc–dc boost converter, as well as other converters capable of increasing the voltage according to Eq. (21.12), can be adapted to the ideal rectifier application. A control system causes the input current to be proportional to the input voltage. The converter may operate in CCM, DCM, or in both modes. The mode boundary can be expressed as a function of R_e , $2L/T_s$, and the instantaneous voltage ratio $v_g(t)/V$. A well-designed average current controller leads to resistor emulation regardless of the operating mode; however, other schemes may lead to distorted current waveforms when the mode boundary is crossed.
3. In a single-phase system, the instantaneous ac input power is pulsating, while the dc load power is constant. Whenever the instantaneous input and output powers are not equal, the ideal rectifier system must contain energy storage. A large capacitor is commonly employed; the voltage of this capacitor must be allowed to vary independently, as necessary to store and release energy. A slow feedback loop regulates the dc component of the capacitor voltage, to ensure that the average ac input power and dc load power are balanced.

4. RMS values of rectifiers waveforms can be computed by double integration. In the case of the boost converter, the rms transistor current can be as low as 39% of the rms ac input current, when the dc output voltage V is close in value to the peak ac input voltage V_M . Other converter topologies such as the buck–boost, SEPIC, and Ćuk converters exhibit significantly higher rms transistor currents but are capable of limiting the converter inrush current.
5. In the three-phase case, a boost-type rectifier based on the PWM voltage-source inverter also exhibits low rms transistor currents. This approach requires six active switching elements, and its dc output voltage must be greater than the peak input line-to-line voltage. Average current control can be used to obtain input resistor emulation. An equivalent circuit can be derived by averaging the switch waveforms. The converter operation can be understood by assuming that the switch duty cycles vary sinusoidally; expressions for the average converter waveforms can then be derived.
6. Converter losses and efficiency can be modeled using the steady-state equivalent circuit models of Chap. 3, with a time-varying duty cycle. The output current is averaged over one ac line period, to determine its dc component. The converter losses and efficiency can then be computed. This approach is approximate, in that (i) it assumes that the converter dynamics are much faster than the ac line frequency and (ii) it neglects operation in the discontinuous conduction mode.
7. Average current control involves direct regulation of the low-frequency components of the rectifier input current to follow the input voltage. Feedforward can also be added, to cancel the influence of ac line voltage variations on the dc output voltage.
8. Current-programmed control can also be adapted to attain input resistor emulation in rectifiers. The programmed current reference signal $i_c(t)$ is made proportional to the ac input voltage. The difference between $i_c(t)$ and the average inductor current leads to distortion, owing to the inductor current ripple and the need for a stabilizing artificial ramp. Several approaches are known for reducing the resulting harmonic distortion of the line current waveform.
9. Hysteretic control, particularly with 100% current ripple, has a simple controller implementation. The disadvantages are variable switching frequency, and increased peak currents.
10. Nonlinear carrier control also leads to a simple controller implementation, and has the advantage of CCM operation with small peak transistor current.
11. The outer low-bandwidth control system, which regulates the dc output voltage to balance the rectifier and load powers, can be modeled by averaging the rectifier waveforms over one-half of the ac line period T_{2L} . This causes the dc-side system equations to become time-invariant. A small-signal model is then obtained by perturbation and linearization.
12. The inner high-bandwidth control system, which regulates the ac input current waveform to attain resistor emulation, is in general highly nonlinear. However, in the case of the boost rectifier, a valid small-signal model can be derived. This approach is unsuccessful in the case of other converters; one must then resort to other approaches such as the quasi-static approximation or simulation.

PROBLEMS

- 21.1** The boost converter of Fig. 21.5 is replaced by a buck–boost converter. Inductor energy storage has negligible influence on the low-frequency components of the converter waveforms. The average load power is P_{load} . The dc output voltage is V and the sinusoidal ac input voltage has peak amplitude V_M .
- Determine expressions for the duty cycle variations $d(t)$ and the inductor current variation $i(t)$, assuming that the converter operates in the continuous conduction mode.
 - Derive the conditions for operation in the continuous conduction mode. Manipulate your result to show that the converter operates in CCM when R_e is less than $R_{e,crit}(L, T_s, v_g(t), V)$, and determine $R_{e,crit}$.
 - For what values of R_e does the converter always operate in CCM? in DCM?
 - The ac input voltage has rms amplitude in the range 108 V to 132 V. The maximum load power is 100 W, and the minimum load power is 10 W. The dc output voltage is 120 V. The switching frequency is 75 kHz. What value of L guarantees that the converter always operates in CCM? in DCM?
- 21.2** Derive expressions for the input characteristics of the buck–boost converter, similar to Eqs. (21.25) to (21.33). Sketch the converter input characteristics, and label the CCM–DCM boundary.
- 21.3** Derive expressions for the rms transistor and diode currents of rectifiers based on the single-phase CCM Ćuk topology. Express your results in forms similar to those of Table 21.3.
- 21.4** To obtain an isolated dc output, the boost converter in Fig. 21.5 is replaced by the full-bridge transformer-isolated CCM boost converter of Fig. 6.36. Derive an expression for the rms transistor current. Express your result as a function of $I_{ac\ rms}$, n , V , and V_M .
- 21.5** Comparison of CCM boost and isolated SEPIC topologies as universal-input single-phase rectifiers. You are given that the dc output voltage is $V = 400$ V, the load power is $P = 500$ W, and the rms input voltage varies between 90 and 270 V, such that the peak ac input voltage V_M varies between $V_{M\ min} = 127$ V and $V_{M\ max} = 382$ V. Define the transistor stress S as the product of the worst-case peak transistor voltage and the worst-case rms transistor current. It is desired to minimize S .
- Determine S for the boost converter in this application.
 - Briefly discuss your result of part (a): if universal input operation was not required, and hence $V_M = 382$ V always, what S would result?
In the isolated SEPIC, the transformer turns ratio $n : 1$ can be chosen to optimize the design.
 - Express S for the SEPIC as a function of n , V , P , $V_{M\ min}$, and $V_{M\ max}$.
 - Choose n for the SEPIC such that S is minimized in this application. Compare with the results of parts (a) and (b).
- 21.6** In the boost-type dc-3Øac rectifier of Fig. 21.43, the ac-side inductances L are not small: they exhibit line frequency impedances that should not be ignored. The three-phase ac voltages are given by Eq. (21.153), and the duty cycles are modulated as in Eq. (21.159). The converter operates in the continuous conduction mode.
- Determine the magnitudes and phases of the line-to-neutral average voltages at the ac inputs to the switch network. Express your result in terms of D_m , V , and φ .

- (b) Determine the real power P and reactive power Q drawn from the 3φ ac source. Express your results as functions of V_M , V , D_m , φ , and ωL .
- (c) How must φ be chosen to obtain unity power factor?
- 21.7** In the boost-type dc- 3φ ac rectifier of Fig. 21.43, the switch duty ratios are modulated as illustrated in Fig. 21.46. When the inductances L are sufficiently small, a dc output voltage V equal to the peak line-to-line ac input voltage can be obtained, with undistorted ac line currents. As illustrated in Fig. 21.46, $d_1(t)$ is equal to 1 for $0^\circ \leq \omega t \leq 60^\circ$, where $\omega t = 0^\circ$ when $\langle v_{12}(t) \rangle_{T_s} = V$.
- (a) Derive expressions for $d_2(t)$ and $d_3(t)$, over the interval $0^\circ \leq \omega t \leq 60^\circ$.
- (b) State how $d_1(t)$, $d_2(t)$, and $d_3(t)$ should vary over each 60° interval.
- 21.8** The buck-type 3φ ac-dc rectifier of Fig. 21.48 operates in the continuous conduction mode. Transistors Q_1 to Q_6 operate with duty cycles $d_1(t)$ to $d_6(t)$, respectively.




Fig. 21.48 Buck-type 3φ ac–dc rectifier, Problem 21.8

- (a) Determine the constraints on switch operation. Which transistors must not conduct simultaneously? Which duty cycles must total unity?
- (b) Average the 3φ bridge switch network, to determine expressions for the average ac-side switch currents $\langle i_a(t) \rangle_{T_s}$, $\langle i_b(t) \rangle_{T_s}$, and $\langle i_c(t) \rangle_{T_s}$.
- (c) Show that the average dc-side switch voltage can be expressed as

$$\langle v_d(t) \rangle_{T_s} = (d_1(t) - d_4(t))\langle v_{an}(t) \rangle_{T_s} + (d_2(t) - d_5(t))\langle v_{bn}(t) \rangle_{T_s} + (d_3(t) - d_6(t))\langle v_{cn}(t) \rangle_{T_s}$$

- (d) The duty cycles are varied as follows:

$$\begin{aligned} d_1(t) &= \frac{1}{3} + \frac{1}{2}D_m \sin(\omega t - \varphi) \\ d_2(t) &= \frac{1}{3} + \frac{1}{2}D_m \sin(\omega t - \varphi - 120^\circ) \\ d_3(t) &= \frac{1}{3} + \frac{1}{2}D_m \sin(\omega t - \varphi - 240^\circ) \\ d_4(t) &= \frac{1}{3} - \frac{1}{2}D_m \sin(\omega t - \varphi) \\ d_5(t) &= \frac{1}{3} - \frac{1}{2}D_m \sin(\omega t - \varphi - 120^\circ) \\ d_6(t) &= \frac{1}{3} - \frac{1}{2}D_m \sin(\omega t - \varphi - 240^\circ) \end{aligned}$$

with the ac input voltages given by Eq. (21.153). The input filter has negligible effect of the low-frequency components of the converter waveforms. Determine the steady-state dc output voltage V , as a function of V_M , D_m , and φ .

- (e) Determine the power factor. You may assume that the input filter completely removes the switching harmonics from the currents $i_a(t)$, $i_b(t)$, and $i_c(t)$. However, the input filter elements consume or supply negligible line frequency reactive power.
- 21.9** In the three-phase DCM flyback rectifier of Fig. 21.49, the input filter has negligible effect on the low-frequency components of the input ac waveforms. The transistor operates with switching frequency f_s and duty cycle d . Flyback transformers T_1 , T_2 , and T_3 each have magnetizing inductance L referred to the primary, turns ratio $n : 1$, and have negligible leakage inductances.




Fig. 21.49 Isolated 3 φ ac–dc rectifier based on the flyback converter operating in discontinuous conduction mode, Problem 21.9

- (a) Determine expressions for the low-frequency components of the ac input and dc output currents.
 (b) Derive an averaged equivalent circuit model for the converter, and give expressions for the element values.
 (c) Derive the conditions for operation in the discontinuous conduction mode.
- 21.10** Power stage design of a universal-input boost rectifier. The objective of this problem is to work out the power stage design of a low-harmonic rectifier based on the boost converter. This converter is to be designed to operate anywhere in the world, and hence the input voltage may vary over the range 90 to 270 Vrms, 50 to 60 Hz. The converter produces a regulated 385 V dc output, at 1000 W. The switching frequency f_s is 100 kHz. You may assume that the controller operates perfectly, to produce an undistorted ac line current waveform and a well-regulated dc output voltage.
- (a) Derive an expression for how the duty cycle $d(t)$ will vary over the ac line cycle. You may neglect converter dynamics and losses. Sketch $d(t)$ under conditions of maximum and minimum ac line voltage.
 (b) Specify the inductor:
 (i) Specify the value of L such that, at the peak of the sinusoidal input voltage, and under worst-case conditions, the inductor current ripple Δi_g is 20% of the instantaneous low-frequency current $i_g(t)$.

- (ii) Specify the worst-case values of the peak and rms inductor current, assuming 100% efficiency.
- (c) Determine the worst-case rms currents of the MOSFET and diode, assuming 100% efficiency.
- (d) Specify the value of C that leads to a worst-case low-frequency ($\ll f_s$) output voltage peak-peak ripple of 5 V.
- (e) Given the following loss elements

Inductor winding resistance 0.1Ω
 MOSFET on-resistance 0.4Ω
 Diode forward voltage drop 1.5 V
 Switching loss: model as $i_g^2(t)(0.25\Omega)$

For a constant 1000 W load, and assuming that the controller operates perfectly as described above, find the rectifier efficiency

- (i) at an ac input voltage of 90 V rms
- (ii) at an ac input voltage of 270 V rms

- 21.11** The flyback converter shown in Fig. 21.50 operates in the continuous conduction mode. The MOSFET has on-resistance R_{on} , and diode D_1 has a constant forward voltage drop V_D . All other loss elements can be neglected. The turns ratio of the flyback transformer is $1:1$. The controller varies the duty cycle such that $\langle i_g(t) \rangle_{T_S}$ is equal to $v_g(t)/R_e$, where R_e is the emulated resistance. The input voltage is $v_{in}(t) = V_M \sin(\omega t)$. The input filter removes the switching harmonics from the input current $i_g(t)$, but has negligible effect on the low-frequency components of the converter waveforms.




Fig. 21.50 Low-harmonic rectifier system based on the CCM flyback converter, Problem 21.11

- (a) Derive an expression for the rectifier efficiency, in terms of V_M , V , V_D , R_{on} , and R_e .
- (b) Given the following values, find the value of MOSFET on-resistance which leads to an efficiency of 96%.

| | |
|----------------------------------|-------|
| rms input voltage | 120 V |
| Dc output voltage | 120 V |
| Diode D_1 forward voltage drop | 1.5 V |
| Load power | 200 W |

- 21.12** Derive an expression for the emulated resistance $R_e(V_{g,rms}, R_s, k_v, v_{control})$ of the average-current-controlled boost rectifier with ac line voltage feedforward, Fig. 21.18.
- 21.13** Derive the CPM boost rectifier static input characteristics, Eq. (21.60).
- 21.14** The boost rectifier system of Fig. 21.51 employs average current control with ac line voltage feedforward.




Fig. 21.51 Average current controlled boost rectifier with input voltage feedforward, Problem 21.14

The ac line frequency is 50 Hz. The rectifier drives a constant power load of 500 W. The pulse-width modulator contains a ramp having a peak-to-peak amplitude of 3 V. There is no compensator in the inner wide-bandwidth average current control feedback loop. The average current sensing circuit has gain

$$\frac{v_a(s)}{i_g(s)} = \frac{R_s}{\left(1 + \frac{s}{\omega_0}\right)}$$

Other converter parameter values are

$$f_s = 100\text{kHz} \quad L = 2.5\text{mH}$$

$$f_0 = \frac{\omega_0}{2\pi} = 10\text{kHz} \quad R_s = 1\Omega$$

$$V = 385\text{V} \quad V_{g,rms} = 230\text{V}$$

- (a) Construct the magnitude and phase Bode diagrams of the loop gain $T_i(s)$ of the average-current-control loop. Label important features.

- (b) Determine numerical values of the crossover frequency and phase margin of $T_i(s)$. The outer low-bandwidth feedback loop has loop gain $T_v(s)$. The compensator of this loop has constant gain $G_{cv}(s) = 330$. The multiplier gain is $k_v = 2$. The capacitor value is $C = 680\mu\text{F}$. The reference voltage $v_{ref2}(t)$ is 3.85 V.
- (c) Determine the peak magnitude of the output 100 Hz voltage ripple.
- (d) Determine the quiescent control voltage $V_{control}$.
- (e) Construct the magnitude and phase Bode diagrams of the loop gain $T_v(s)$ of the outer feedback loop. Label important features.
- (d) Determine numerical values of the crossover frequency and phase margin of $T_v(s)$.
- 21.15** A critical conduction mode controller causes a boost rectifier to exhibit an ac input current waveform similar to Fig. 21.23b. The ac input voltage is 120 Vrms at 60 Hz. The rectifier supplies 225 Vdc to a 120 W load. The boost converter inductance is $L = 600\mu\text{H}$.
- (a) Determine the emulated resistance R_e .
 - (b) Write the numerical expression for the converter switching frequency f_s , as a function of t_{on} and the applied terminal voltages. Sketch f_s vs. time.
 - (c) What is the maximum switching frequency? What is the minimum switching frequency?
 - (d) Derive an analytical expression for the rms transistor current for this control method, as a function of the magnitude of the sinusoidal line current. Compare the rms transistor current of this approach with a CCM boost rectifier having negligible current switching ripple.
- 21.16** To obtain an isolated dc output, the boost converter in Fig. 21.5 is replaced by the full-bridge transformer-isolated CCM boost converter of Fig. 6.36. The transformer has negligible magnetizing current. The inductor current and capacitor voltage ripples are small, the output capacitance is very large, and the converter is loaded with resistor R .
- (a) Derive an expression for the RMS transistor current.
 - (b) Derive an expression for the RMS output capacitor current.

Part VI

Resonant Converters



Resonant Conversion

Part VI of this text deals with a class of converters whose operation differs significantly from the PWM converters covered in Parts I to V. *Resonant power converters* [272, 295–329] contain resonant $L-C$ networks whose voltage and current waveforms vary sinusoidally during one or more subintervals of each switching period. These sinusoidal variations are large in magnitude, and hence the small-ripple approximation introduced in Chap. 2 does not apply.

Dc-to-high-frequency-ac inverters are required in a variety of applications, including wireless power transfer, electronic ballasts for gas-discharge lamps [296, 297], induction heating and cooking, electrosurgical generators, and applications employing piezoelectric transformers or actuators. These applications typically require generation of a sinusoid of tens or hundreds of kHz, having moderate or low total harmonic distortion. A simple resonant inverter system is illustrated in Fig. 22.1a. A switch network produces a square wave voltage $v_s(t)$. As illustrated in Fig. 22.2, the spectrum of $v_s(t)$ contains fundamental plus odd harmonics. This voltage is applied to the input terminals of a resonant tank network. The tank network resonant frequency f_0 is tuned to the fundamental component of $v_s(t)$, that is, to the switching frequency f_s , and the tank exhibits negligible response at the harmonics of f_s . In consequence, the tank current $i_s(t)$, as well as the load voltage $v(t)$ and load current $i(t)$, have essentially sinusoidal waveforms of frequency f_s , with negligible harmonics. By changing the switching frequency f_s (closer to or further from the resonant frequency f_0), the magnitudes of $i_s(t)$, $v(t)$, and $i(t)$ can be controlled. Other schemes for control of the output voltage, such as phase-shift control of the bridge switch network, are also possible. A variety of resonant tank networks can be employed; Fig. 22.1b–e illustrate the well-known *series*, *parallel*, *LCC*, and *LLC* tank networks. Inverters employing the series resonant tank network are known as the *series resonant*, or *series loaded*, inverter. In the *parallel resonant* or *parallel loaded* inverter, the load voltage is equal to the resonant tank capacitor voltage. The *LCC* inverter employs tank capacitors both in series and in parallel with the load, while the *LLC* inverter employs both series and shunt tank inductors.

Figure 22.3 illustrates a high-frequency inverter of an electronic ballast for a gas-discharge lamp. A half-bridge configuration of the LCC inverter drives the lamp with an approximately sinusoidal high-frequency ac waveform. The converter is controlled to provide a relatively high voltage to start the lamp, and a lower voltage thereafter. When the ballast is powered by the ac utility, a low-harmonic rectifier typically provides the input dc voltage for the inverter.




Fig. 22.1 A basic class of resonant inverters that consist of (a) a switch network N_S that drives a resonant tank network N_T near resonance. Several common tank networks: (b) series, (c) parallel, (d) LCC, (e) LLC

A resonant dc–dc converter can be constructed by rectifying and filtering the ac output of a resonant inverter. Figure 22.4 illustrates a series resonant dc–dc converter, in which the approximately sinusoidal resonant tank output current $i_R(t)$ is rectified by a diode bridge rectifier, and filtered by a large capacitor to supply a dc load having current I and voltage V . Again, by variation of the switching frequency f_s (closer to or further from the resonant frequency f_0), the magnitude of the tank current $i_R(t)$, and hence also the dc load current I , can be controlled. Resonant dc–dc converters based on series, parallel, LCC, and other resonant tank networks are well understood. These converters are employed when specialized application requirements




Fig. 22.2 The tank network responds primarily to the fundamental component of the applied waveforms




Fig. 22.3 Half-bridge *LLC* inverter circuit, as an electronic ballast for a gas-discharge lamp

justify their use. For example, they are commonly employed in high-voltage dc power supplies [298, 299], because the substantial leakage inductance and winding capacitance of high-voltage transformers leads unavoidably to a resonant tank network. The same principle can be employed to construct *resonant link* inverters or resonant link cycloconverters [300–302]; controllable switch networks are then employed on both sides of the resonant tank network.

Figure 22.5 illustrates another approach to resonant power conversion, in which resonant elements are inserted into the switch network of an otherwise-PWM converter. A *resonant switch* network, or *quasi-resonant* converter, is then obtained. For example, in Fig. 22.5b, resonant elements L_r and C_r are combined with the switch network transistor and diode. The resonant frequency of these elements is somewhat higher than the switching frequency. This causes the switch network waveforms $i_1(t)$ and $v_2(t)$ to become quasi-sinusoidal pulses. The resonant switch network of Fig. 22.5b can replace the PWM switch network of Fig. 22.5a in nearly any PWM converter. For example, insertion of the resonant switch network of Fig. 22.5b into the converter circuit of Fig. 22.5c leads to a quasi-resonant buck converter. Numerous resonant




Fig. 22.4 Derivation of a resonant dc–dc converter, by rectification and filtering of the output of a resonant inverter

switch networks are known, which lead to a large number of resonant switch versions of buck, boost, buck–boost, and other converters. Quasi-resonant converters are described in Chap. 23.

The chief advantage of resonant converters is their reduced switching loss, via mechanisms known as *zero-current switching* (ZCS), and *zero-voltage switching* (ZVS). The turn-on and/or turn-off transitions of the various converter semiconductor elements can occur at zero crossings of the resonant converter quasi-sinusoidal waveforms. This eliminates some of the switching loss mechanisms described in Chap. 4. Hence, switching loss is reduced, and resonant converters can operate at switching frequencies that are higher than in comparable PWM converters. Zero-voltage switching can also eliminate some of the sources of converter-generated electromagnetic interference.

Resonant converters exhibit several disadvantages. Although the resonant element values can be chosen such that good performance with high efficiency is obtained at a single operating point, typically it is difficult to optimize the resonant elements such that good performance is obtained over a wide range of load currents and input voltages. Significant currents may circulate through the tank elements, even when the load is removed, leading to poor efficiency at light load. Also, the quasi-sinusoidal waveforms of resonant converters exhibit greater peak values than those exhibited by the rectangular waveforms of PWM converters, provided that the PWM current spikes due to diode stored charge are ignored. For these reasons, resonant converters exhibit increased conduction losses and tank inductor losses, which can offset their reduced switching losses.

In this chapter, the properties of the series, parallel, and other resonant inverters and dc–dc converters are investigated using the *sinusoidal approximation* [296, 303–305]. Harmonics of the switching frequency are neglected, and the tank waveforms are assumed to be purely sinusoidal. This allows simple equivalent circuits to be derived for the bridge inverter, tank, rectifier, and output filter portions of the converter, whose operation can be understood and solved using standard linear ac analysis. This intuitive approach is quite accurate for operation in the continuous conduction mode with a high-*Q* response, but becomes less accurate when the tank is operated with a low *Q*-factor or for operation of dc–dc resonant converters in or near the discontinuous conduction mode.




Fig. 22.5 Derivation of a quasi-resonant converter: (a) conventional PWM switch network, (b) a ZCS quasi-resonant switch network, (c) a quasi-resonant buck converter is obtained by employing a quasi-resonant switch network such as (b) in a buck converter

For dc–dc resonant converters, the important result of this approach is that the dc voltage conversion ratio of a continuous conduction mode resonant converter is given approximately by the ac transfer function of the tank circuit, evaluated at the switching frequency. The tank is loaded by an effective output resistance, having a value nearly equal to the output voltage divided by the output current. It is thus quite easy to determine how the tank components and circuit connections affect the converter behavior. The influence of tank component losses, transformer nonidealities, etc., on the output voltage and converter efficiency can also be found. Several resonant network theorems are presented, which allow the load dependence of conduction loss and of the zero-voltage-or zero-current-switching properties to be explained in a simple and intuitive manner.

It is found that the series resonant converter operates with a step-down voltage conversion ratio. With a 1:1 transformer turns ratio, the dc output voltage is ideally equal to the dc input voltage when the transistor switching frequency is equal to the tank resonant frequency. The output voltage is reduced as the switching frequency is increased or decreased away from resonance. On the other hand, the parallel resonant converter is capable of both step-up and step-down of voltage levels, depending on the switching frequency and the effective tank Q -factor. The exact steady-state solutions of the ideal series and parallel resonant dc–dc converters are stated in Sect. 22.5.

Zero-voltage switching and zero-current switching mechanisms of the series resonant converter are described in Sect. 22.3. In Sect. 22.4, the dependence of resonant inverter properties on load is examined. A simple frequency-domain approach explains why some resonant con-

verters, over certain ranges of operating points, exhibit large circulating tank currents and low efficiency. The boundaries of zero-voltage switching and zero-current switching are also determined.

It is also possible to modify the PWM converters of the previous chapters, so that zero-current or zero-voltage switching is obtained. A number of diverse approaches are known that lead to *soft switching* in buck, boost, forward, flyback, bridge, and other topologies. Chapter 23 summarizes some of the well-known schemes, including resonant switches, quasi-square wave switches, the full-bridge zero-voltage transition converter, and zero-voltage switching in forward and flyback converters containing active-clamp snubbers. A detailed description of soft-switching mechanisms of diodes, MOSFETs, and IGBTs is also given.

22.1 Sinusoidal Analysis of Resonant Converters

Consider the class of resonant converters that contain a controlled switch network N_s that drives a linear resonant tank network N_T . In a resonant inverter, the tank network drives a resistive load as in Fig. 22.1. The reactive component of the load impedance, if any, can be effectively incorporated into the tank network. In the case of a resonant dc–dc converter, the resonant tank network is connected to an uncontrolled rectifier network N_R , filter network N_F and load R , as illustrated in Fig. 22.4. Many well-known converters can be represented in this form, including the series, parallel, LCC, and LLC topologies.

In the most common modes of operation, the controlled switch network produces a square wave voltage output $v_s(t)$ whose frequency f_s is close to the tank network resonant frequency f_0 . In response, the tank network rings with approximately sinusoidal waveforms of frequency f_s . In the case where the resonant tank responds primarily to the fundamental component f_s of the switch waveform $v_s(t)$, and has negligible response at the harmonic frequencies $n f_s$, $n = 3, 5, 7, \dots$, then the tank waveforms are well approximated by their fundamental components. As shown in Fig. 22.2, this is indeed the case when the tank network contains a high- Q resonance at or near the switching frequency, and a low-pass characteristic at higher frequencies. Hence, let us neglect harmonics, and compute the relationships between the fundamental components of the tank terminal waveforms $v_s(t)$, $i_s(t)$, $i_R(t)$, and $v_R(t)$.

22.1.1 Controlled Switch Network Model

If the switch network of Fig. 22.6 is controlled to produce a square wave of frequency $f_s = \omega_s/2\pi$ as in Fig. 22.7, then its output voltage waveform $v_s(t)$ can be expressed in the Fourier series

$$v_s(t) = \frac{4V_g}{\pi} \sum_{n=1,3,5,\dots} \frac{1}{n} \sin(n\omega_s t) \quad (22.1)$$

The fundamental component is

$$v_{s1}(t) = \frac{4V_g}{\pi} \sin(\omega_s t) = V_{s1} \sin(\omega_s t) \quad (22.2)$$




Fig. 22.6 An ideal switch network




Fig. 22.7 Switch network voltage $v_s(t)$ and its fundamental component $v_{s1}(t)$




Fig. 22.8 Switch network waveforms $i_s(t)$ and $i_g(t)$

which has a peak amplitude of $(4/\pi)$ times the dc input voltage V_g , and is in phase with the original square wave $v_s(t)$. Hence, the switch network output terminal is modeled as a sinusoidal voltage generator, $v_{s1}(t)$.

It is also of interest to model the converter dc input port. This requires computation of the dc component I_g of the switch input current $i_g(t)$. The switch input current $i_g(t)$ is equal to the output current $i_s(t)$ when the switches are in position 1, and its inverse $-i_s(t)$ when the switches are in position 2. Under the conditions described above, the tank rings sinusoidally and $i_s(t)$ is well approximated by a sinusoid of some peak amplitude I_{s1} and phase φ_s :

$$i_s(t) \approx I_{s1} \sin(\omega_s t - \varphi_s) \quad (22.3)$$

The input current waveform is shown in Fig. 22.8.

The dc component, or average value, of the input current can be found by averaging $i_g(t)$ over one half-switching period:

$$\begin{aligned} \langle i_g(t) \rangle_{T_s} &= \frac{2}{T_s} \int_0^{T_s/2} i_g(\tau) d\tau \\ &\approx \frac{2}{T_s} \int_0^{T_s/2} I_{s1} \sin(\omega_s \tau - \varphi_s) d\tau \\ &= \frac{2}{\pi} I_{s1} \cos(\varphi_s) \end{aligned} \quad (22.4)$$

Thus, the dc component of the converter input current depends directly on the peak amplitude of the tank input current I_{s1} and on the cosine of its phase shift φ_s .




Fig. 22.9 An equivalent circuit for the switch network, which models the fundamental component of the output voltage waveform and the dc component of the input current waveform

An equivalent circuit for the switch is given in Fig. 22.9. This circuit models the basic energy conversion properties of the switch: the dc power supplied by the voltage source V_g is converted into ac power at the switch output. Note that the dc power at the source is the product of V_g and the dc component of $i_g(t)$, and the ac power at the switch is the average of $v_s(t)i_s(t)$. Furthermore, if the harmonics of $v_s(t)$ are negligible, then the switch output voltage can be represented by its fundamental component, a sinusoid $v_{s1}(t)$ of peak amplitude $4V_g/\pi$. It can be verified that the switch network dc input power and fundamental average output power, predicted by Fig. 22.9, are equal.


22.1.2 Modeling the Rectifier and Capacitive Filter Networks

In the series resonant dc–dc converter, the output rectifier is driven by the nearly sinusoidal tank output current $i_R(t)$. A large capacitor C_F is placed at the dc output, so that the output voltage $v(t)$ contains negligible harmonics of the switching frequency f_s , as shown in Fig. 22.10. Hence, we can make the small-ripple approximation as usual: $v(t) \approx V$, $i(t) \approx I$. The diode rectifiers switch when $i_R(t)$ passes through zero, as shown in Fig. 22.11. The rectifier input voltage $v_R(t)$ is essentially a square wave, equal to $+v(t)$ when $i_R(t)$ is positive and $-v(t)$ when $i_R(t)$ is negative. Note that $v_R(t)$ is in phase with $i_R(t)$.

If the tank output current $i_R(t)$ is a sinusoid with peak amplitude I_{R1} and phase shift φ_R :

$$i_R(t) = I_{R1} \sin(\omega_s t - \varphi_R) \quad (22.5)$$

Fig. 22.10 Uncontrolled rectifier with capacitive filter network, as in the series resonant converter






Fig. 22.11 Rectifier network input terminal waveforms: (a) actual waveforms $v_R(t)$ and $i_R(t)$, (b) fundamental components $v_{R1}(t)$ and $i_{R1}(t)$

then the rectifier input voltage may be expressed in the Fourier series

$$v_R(t) = \frac{4V}{\pi} \sum_{n=1,3,5,\dots}^{\infty} \frac{1}{n} \sin(n\omega_s t - \varphi_R) \quad (22.6)$$

where φ_R is the phase shift of $i_R(t)$, with respect to $v_s(t)$. This voltage waveform is impressed on the output port of the resonant tank network. Again, if the tank network responds primarily to the fundamental component (f_s) of $v_R(t)$, and has negligible response at the harmonic frequencies nf_s , $n = 3, 5, 7 \dots$, then the harmonics of $v_R(t)$ can be ignored. The voltage waveform $v_R(t)$ is then well approximated by its fundamental component $v_{R1}(t)$:

$$v_{R1}(t) = \frac{4V}{\pi} \sin(\omega_s t - \varphi_R) = V_{R1} \sin(\omega_s t - \varphi_R) \quad (22.7)$$

The fundamental voltage component $v_{R1}(t)$ has a peak value of $(4/\pi)$ times the dc output voltage V , and is in phase with the current $i_R(t)$.

$$R_e = \frac{8}{\pi^2} R$$


The rectified tank output current, $|i_R(t)|$, is filtered by capacitor C_F . Since no dc current can pass through C_F , the dc component of $|i_R(t)|$ must be equal to the steady-state load current I . By equating dc components we obtain

$$\begin{aligned} I &= \frac{2}{T_s} \int_0^{T_s/2} |I_{R1}| \sin(\omega_s t - \varphi_R) dt \\ &= \frac{2}{\pi} I_{R1} \end{aligned} \quad (22.8)$$

Therefore, the load current and the tank output current amplitudes are directly related in steady state.

Since $v_{R1}(t)$, the fundamental component of $v_R(t)$ is in phase with $i_R(t)$, the rectifier presents an effective resistive load R_e to the tank circuit. The value of R_e is equal to the ratio of $v_{R1}(t)$ to $i_R(t)$. Division of Eq. (22.7) by Eq. (22.5), and elimination of I_{R1} using Eq. (22.8) yields

Fig. 22.12 An equivalent circuit for the rectifier and filter network, which models the fundamental components of the rectifier ac input waveforms and the dc components of the load waveforms. The rectifier presents an effective resistive load R_e to the tank network



$$R_e = \frac{v_{R1}(t)}{i_R(t)} = \frac{8}{\pi^2} \frac{V}{I} \quad (22.9)$$

With a resistive load R equal to V/I , this equation reduces to

$$R_e = \frac{8}{\pi^2} R = 0.8106 R \quad (22.10)$$

Thus, the tank network is damped by an effective load resistance R_e equal to 81% of the actual load resistance R . An equivalent circuit that models the rectifier network input port fundamental components and output port dc components is given in Fig. 22.12.

22.1.3 Resonant Tank Network

We have postulated that the effects of harmonics can be neglected, and we have consequently shown that the bridge can be modeled as a fundamental voltage source $v_{s1}(t)$. In the case of a dc–dc converter, the rectifier can be modeled using an effective resistor of value R_e . We can now solve the resonant tank network by standard linear analysis.


As shown in Fig. 22.13, the tank circuit is a linear network with the following voltage transfer function:

$$\frac{v_{R1}(s)}{v_{s1}(s)} = H(s) \quad (22.11)$$

Hence, the ratio V_{R1}/V_{s1} of the peak magnitudes of $v_{R1}(t)$ and $v_{s1}(t)$ is given by

$$\frac{V_{R1}}{V_{s1}} = \|H(s)\|_{s=j\omega_s} \quad (22.12)$$

Fig. 22.13 The linear tank network, excited by an effective sinusoidal input source and driving an effective resistive load



In addition, $i_R(s)$ is given by

$$i_R(s) = \frac{v_{R1}(s)}{R_e} = \frac{H(s)}{R_e} v_{s1}(s) \quad (22.13)$$

So the peak magnitude of $i_R(t)$ is

$$I_{R1} = \frac{\|H(s)\|_{s=j\omega_s}}{R_e} V_{s1} \quad (22.14)$$

Thus, the magnitude of the tank transfer function is found, with an effective resistive load.

22.1.4 Solution of Converter Voltage Conversion Ratio $M = V/V_g$

An equivalent circuit of a complete dc–dc resonant converter is depicted in Fig. 22.14. The voltage conversion ratio of the resonant converter can now be found:

$$M = \frac{V}{V_g} = \underbrace{\left(\frac{V}{I}\right)}_{(R)} \underbrace{\left(\frac{2}{\pi}\right)}_{\left(\frac{1}{R_e}\right)} \underbrace{\left(\|H(s)\|_{s=j\omega_s}\right)}_{\left(\frac{4}{\pi}\right)} \underbrace{\left(\frac{V_{R1}}{V_{s1}}\right)}_{\left(\frac{I_{R1}}{I_{R1}}\right)} \quad (22.15)$$

Simplification by use of Eq. (22.10) yields

$$\frac{V}{V_g} = \|H(s)\|_{s=j\omega_s} \quad (22.16)$$

Equation (22.16) is the desired result. It states that the dc conversion ratio of the resonant converter is approximately the same as the ac transfer function of the resonant tank circuit, evaluated at the switching frequency f_s . This intuitive result can be applied to converters with many different types of tank circuits. However, it should be reemphasized that Eq. (22.16) is valid only if the response of the tank circuit to the harmonics of $v_s(t)$ is negligible compared to the




Fig. 22.14 Steady-state equivalent circuit that models the dc and fundamental components of resonant converter waveforms




Fig. 22.15 Steady-state equivalent circuit of the series resonant converter

fundamental response, an assumption that is not always justified. In addition, we have assumed that the switch network is controlled to produce a square wave and that the rectifier network drives a capacitive-type filter network. Finally, the transfer function $H(s)$ is evaluated using the effective load resistance R_e given by Eq. (22.9).

22.2 Examples

22.2.1 Series Resonant DC–DC Converter Example

The series resonant converter with switching-frequency control is shown in Fig. 22.4. Current-bidirectional two-quadrant switches are necessary. For this circuit, the tank network consists of a series L – C circuit, and Fig. 22.14 can be redrawn as in Fig. 22.15. The transfer function $H(s)$ is therefore:

$$\begin{aligned}
 H(s) &= \frac{R_e}{Z_i(s)} = \frac{R_e}{R_e + sL + \frac{1}{sC}} \\
 &= \frac{\left(\frac{s}{Q_e \omega_0}\right)}{1 + \left(\frac{s}{Q_e \omega_0}\right) + \left(\frac{s}{\omega_0}\right)^2} \tag{22.17}
 \end{aligned}$$

where

$$\omega_0 = \frac{1}{\sqrt{LC}} = 2\pi f_0$$

$$R_0 = \sqrt{\frac{L}{C}}$$

$$Q_e = \frac{R_0}{R_e}$$

The magnitude of $H(j\omega_s)$, which coincides with the converter dc conversion ratio $M = V/V_g$, is

$$M = \|H(j\omega_s)\| = \frac{1}{\sqrt{1 + Q_e^2 \left(\frac{1}{F} - F\right)^2}} \quad (22.18)$$

where

$$F = f_s/f_0 \quad (22.19)$$

The Bode diagrams of $Z_i(s)$ and $H(s)$ are constructed in Fig. 22.16, using the graphical construction method of Chap. 8. The series resonant impedance $Z_i(s)$ is dominated by the capacitor C at low frequency, and by the inductor L at high frequency. At the resonant frequency f_0 , the impedances of the inductor and capacitor are equal in magnitude and opposite in phase; hence, they cancel. The series resonant impedance $Z_i(s)$ is equal to R_e at $f = f_0$.




Fig. 22.16 Construction of the Bode diagrams of $Z_i(s)$ and $H(s)$ for the series resonant converter

The transfer function $\|H(j\omega)\|$ is constructed graphically, by division of R_e by the $\|Z_i\|$ asymptotes of Fig. 22.16. At resonance, one obtains $\|H\| = R_e/R_e = 1$. At frequencies above or below the resonant frequency, $\|Z_i\| > R_e$ and hence $\|H\| < 1$. So the conversion ratio M is less than or equal to 1. It can also be seen that a decrease in the load resistance R , which increases the effective quality factor Q_e , causes a more peaked response in the vicinity of resonance. Exact characteristics of the series resonant converter are plotted in Fig. 22.49.

Over what range of switching frequencies is Eq. (22.18) accurate? The response of the tank to the fundamental component of $v_s(t)$ must be sufficiently greater than the response to the harmonics of $v_s(t)$. This is certainly true for operation above resonance because $H(s)$ contains a bandpass characteristic that decreases with a single-pole slope for $f_s > f_0$. For the same reason, Eq. (22.18) is valid when the switching frequency is below but near resonance.

However, for switching frequencies f_s much less than the resonant frequency f_0 , the sinusoidal approximation breaks down completely because the tank responds more strongly to the harmonics of $v_s(t)$ than to its fundamental. For example, at $f_s = f_0/3$, the third harmonic of $v_s(t)$ is equal to f_0 and directly excites the tank resonance. Some other type of analysis must be used to understand what happens at these lower frequencies. Also, in the low- Q case, the approximation is less accurate because the filter response is less peaked, and hence does not favor the fundamental component as strongly. As shown in a later section, discontinuous conduction modes may then occur whose waveforms are highly nonsinusoidal.




Fig. 22.17 Excitation of the tank network by the third harmonic of the switching frequency

22.2.2 Subharmonic Modes of the Series Resonant Converter

If the n^{th} harmonic of the switch output waveform $v_s(t)$ is close to the resonant tank frequency, $nf_s \sim f_0$, and if the tank effective quality factor Q_e is sufficiently large, then as illustrated in Fig. 22.17, the tank responds primarily to harmonic n . All other components of the tank waveforms can then be neglected, and it is a good approximation to replace $v_s(t)$ with its n^{th} harmonic component:

$$v_s(t) \approx v_{sn}(t) = \frac{4V_g}{n\pi} \sin(n\omega_s t) \quad (22.20)$$

This expression differs from Eq. (22.2) because the amplitude is reduced by a factor of $1/n$, and the frequency is nf_s rather than f_s .




Fig. 22.18 The subharmonic modes of the series resonant converter. These modes occur when the harmonics of the switching frequency excite the tank resonance

The arguments used to model the tank and rectifier/filter networks are unchanged from Sect. 22.1. The rectifier presents an effective resistive load to the tank, of value $R_e = 8R/\pi^2$. In consequence, the converter dc conversion ratio is given by

$$M = \frac{V}{V_g} = \frac{\|H(jn\omega_s)\|}{n} \quad (22.21)$$

This is a good approximation provided that nf_s is close to f_0 , and that Q_e is sufficiently large. Typical characteristics are sketched in Fig. 22.18.

The series resonant converter is not generally designed to operate in a subharmonic mode, since the fundamental modes yield greater output voltage and power, and hence higher efficiency. Nonetheless, the system designer should be aware of their existence, because inadvertent operation in these modes can lead to large signal instabilities.

22.2.3 Parallel Resonant DC–DC Converter Example

The parallel resonant dc–dc converter is diagrammed in Fig. 22.19. It differs from the series resonant converter in two ways. First, the tank capacitor appears in parallel with the rectifier network rather than in series: this causes the tank transfer function $H(s)$ to have a different form. Second, the rectifier drives an inductive-input low-pass filter. In consequence, the value of the effective resistance R_e differs from that of the rectifier with a capacitive filter. Nonetheless, sinusoidal approximations can be used to understand the operation of the parallel resonant converter.

As in the series resonant converter, the switch network is controlled to produce a square wave $v_s(t)$. If the tank network responds primarily to the fundamental component of $v_s(t)$, then arguments identical to those of Sect. 22.1 can be used to model the output fundamental components and input dc components of the switch waveforms. The resulting equivalent circuit is identical to Fig. 22.9.

The uncontrolled rectifier with inductive filter network can be described using the dual of the arguments of Sect. 22.1.2. In the parallel resonant converter, the output rectifiers are driven by the nearly sinusoidal tank capacitor voltage $v_R(t)$, and the diode rectifiers switch when $v_R(t)$ passes through zero as in Fig. 22.20. If the filter inductor current ripple is small, then in steady state the filter inductor current is essentially equal to the dc load current I . The rectifier input current $i_R(t)$ is therefore a square wave of amplitude I , and is in phase with the tank capacitor voltage $v_R(t)$:

$$i_R(t) = \frac{4I}{\pi} \sum_{n=1,3,5,\dots}^{\infty} \frac{1}{n} \sin(n\omega_s t - \varphi_R) \quad (22.22)$$

where φ_R is the phase shift of $v_R(t)$.




Fig. 22.19 Block diagram of the parallel resonant converter




Fig. 22.20 Rectifier network input terminal waveforms, for the parallel resonant converter: (a) actual waveforms $v_R(t)$ and $i_R(t)$, (b) fundamental components $v_{R1}(t)$ and $i_{R1}(t)$

The fundamental component of $i_R(t)$ is

$$i_{R1}(t) = \frac{4I}{\pi} \sin(\omega_s t - \varphi_R) \quad (22.23)$$

Hence, the rectifier again presents an effective resistive load to the tank circuit, equal to

$$R_e = \frac{v_{R1}(t)}{i_{R1}(t)} = \frac{\pi V_{R1}}{4I} \quad (22.24)$$

The ac components of the rectified tank capacitor voltage $|v_R(t)|$ are removed by the output low-pass filter. In steady state, the output voltage V is equal to and inductive filter network of the parallel resonant the dc component of $|v_R(t)|$:

$$V = \frac{2}{T_s} \int_0^{T_s/2} V_{R1} |\sin(\omega_s t - \varphi_R)| dt = \frac{2}{\pi} V_{R1} \quad (22.25)$$

So the load voltage V and the tank capacitor voltage amplitude are directly related in steady state. Substitution of Eq. (22.25) and resistive load characteristics $V = IR$ into Eq. (22.24) yields

$$R_e = \frac{\pi^2}{8} R = 1.2337R \quad (22.26)$$

An equivalent circuit for the uncontrolled rectifier with inductive filter network is given in Fig. 22.21. This model is similar to the one used for the series resonant converter, Fig. 22.12, except that the roles of the rectifier input voltage $v_R(t)$ and current $i_R(t)$ are interchanged, and the effective resistance R_e has a different value. The model for the complete converter is given in Fig. 22.22.

Solution of Fig. 22.22 yields the converter dc conversion ratio:

$$M = \frac{V}{V_g} = \frac{8}{\pi^2} \|H(s)\|_{s=j\omega_s} \quad (22.27)$$

where $H(s)$ is the tank transfer function

$$H(s) = \frac{Z_o(s)}{sL} \quad (22.28)$$

and

$$Z_o(s) = sL \left| \frac{1}{sC} \right| R_e \quad (22.29)$$




Fig. 22.21 An equivalent circuit for the rectifier and inductive filter network of the parallel resonant converter, which models the fundamental components of the rectifier ac input waveforms and the dc components of the load waveforms




Fig. 22.22 Equivalent circuit for the parallel resonant converter, which models the fundamental components of the tank waveforms and the dc components of the converter input current and output voltage

The Bode magnitude diagrams of $H(s)$ and $Z_o(s)$ are constructed in Fig. 22.23, using the graphical construction method of Chap. 8. The impedance $Z_o(s)$ is the parallel combination of the impedances of the tank inductor L , capacitor C , and effective load R_e . The magnitude asymptote of the parallel combination of these components, at a given frequency, is equal to the smallest of the individual asymptotes ωL , $1/\omega C$, and R_e . Hence, at low frequency where the inductor impedance dominates the parallel combination, $\|Z_o(s)\| \cong \omega L$, while at high frequency the capacitor dominates and $\|Z_o(s)\| \cong 1/\omega C$. At resonance, the impedances of the inductor and capacitor are equal in magnitude but opposite in phase, so that their effects cancel. The impedance $\|Z_o(s)\|$ is then equal to R_e :

$$\|Z_o(s)\|_{s=j\omega_s} = \frac{1}{\frac{1}{j\omega_0 L} + j\omega_0 C + \frac{1}{R_e}} = R_e \quad (22.30)$$

with

$$\omega_0 L = \frac{1}{\omega_0 C} = R_0$$

The dc conversion ratio is therefore

$$\begin{aligned} M &= \frac{8}{\pi^2} \left\| \frac{Z_o(s)}{sL} \right\|_{s=j\omega_s} = \frac{8}{\pi^2} \left\| \frac{1}{1 + \frac{s}{Q_e \omega_0} + \left(\frac{s}{\omega_0}\right)^2} \right\|_{s=j\omega_s} \\ &= \frac{8}{\pi^2} \frac{1}{\sqrt{(1 - F^2)^2 + \left(\frac{F}{Q_e}\right)^2}} \end{aligned} \quad (22.31)$$

where $F = f_s/f_0$.

At resonance, the conversion ratio is

$$M = \frac{8}{\pi^2} \frac{R_e}{R_0} = \frac{R}{R_0} \quad (22.32)$$

The actual peak value of M occurs at a switching frequency slightly below the resonant frequency, with peak M slightly greater than Eq. (22.32). Provided that the load resistance R is greater than the tank characteristic impedance R_e , the parallel resonant converter can produce conversion ratios both greater than and less than one. In fact, the ideal parallel resonant converter can produce conversion ratios approaching infinity, provided that the output current is limited to values less than V_g/R_0 . Of course, losses limit the maximum output voltage that can be produced by practical converters.




Fig. 22.23 Construction of Bode diagrams of $Z_i(s)$ and $H(s)$ for the parallel resonant converter

22.3 Soft Switching

As mentioned previously, the soft-switching phenomena known as zero-current switching (ZCS) and zero-voltage switching (ZVS) can lead to reduced switching loss. When the turn-on and/or turn-off transitions of a semiconductor switching device coincide with the zero crossings of the applied waveforms, some of the switching loss mechanisms discussed in Sect. 4.6 are eliminated. In converters containing MOSFETs and diodes, zero-voltage switching mitigates the switching loss otherwise caused by diode recovered charge and semiconductor output capacitance.

Zero-current switching can mitigate the switching loss caused by current tailing in IGBTs and by stray inductances. Zero-current switching can also be used for commutation of SCRs. In the majority of applications, where diode recovered charge and semiconductor output capacitances are the dominant sources of PWM switching loss, zero-voltage switching is preferred.

22.3.1 Operation of the Full Bridge Below Resonance: Zero-Current Switching

When the series and parallel resonant inverters and dc–dc converters are operated below resonance, the zero-current switching phenomenon can occur, in which the circuit causes the transistor current to go to zero before the transistor is turned off. Let us consider the operation of the full-bridge switch network of the series resonant converter in detail.




Fig. 22.24 A series resonant converter incorporating a full-bridge switch network




Fig. 22.25 Switch network output waveforms for the series resonant converter, operated below resonance in the $k = 1$ CCM. Zero-current switching aids the transistor turn-off process

A full-bridge circuit, realized using power MOSFETs and antiparallel diodes, is shown in Fig. 22.24. The switch output voltage $v_{ds}(t)$, and its fundamental component $v_{s1}(t)$, as well as the approximately sinusoidal tank current waveform $i_s(t)$, are illustrated in Fig. 22.25. At frequencies less than the tank resonant frequency, the input impedance of the series resonant tank network $Z_i(s)$ is dominated by the tank capacitor impedance (see Fig. 22.16a). Hence, the tank presents an effective capacitive load to the bridge, and switch current $i_s(t)$ leads the switch volt-




Fig. 22.26 Transistor Q_1 voltage and current waveforms, for operation of the series resonant converter below resonance in the $k = 1$ CCM

age fundamental component $v_{s1}(t)$, as shown in Fig. 22.25. In consequence, the zero crossing of the current waveform $i_s(t)$ occurs before the zero crossing of the voltage $v_s(t)$.

For the half-cycle $0 < t < T_s/2$, the switch voltage v_s is equal to $+V_g$. For $0 < t < t_\beta$, the current $i_s(t)$ is positive and transistors Q_1 and Q_4 conduct. Diodes D_1 and D_4 conduct when $i_s(t)$ is negative, over the interval $t_\beta < t < T_s/2$. The situation during $T_s/2 < t < T_s$ is symmetrical. Since $i_{s1}(t)$ leads $v_{s1}(t)$, the transistors conduct before their respective antiparallel diodes. Note that, at any given time during the D_1 conduction interval $t_\beta < t < T_s/2$, transistor Q_1 can be turned off without incurring switching loss. The circuit naturally causes the transistor turn-off transition to be lossless, and long turn-off switching times can be tolerated.

In general, zero-current switching can occur when the resonant tank presents an effective capacitive load to the switches, so that the switch current zero crossings occur before the switch voltage zero crossings. In the bridge configuration, zero-current switching is characterized by the half-bridge conduction sequence $Q_1-D_1-Q_2-D_2$, such that the transistors are turned off while their respective antiparallel diodes conduct. It is possible, if desired, to replace the transistors with naturally commutated thyristors whenever the zero-current-switching property occurs at the turn-off transition.

The transistor turn-on transition in Fig. 22.26 is similar to that of a PWM switch: it is hard-switched and is not lossless. During the turn-on transition of Q_1 , diode D_2 must turn off. Neither the transistor current nor the transistor voltage is zero, Q_1 passes through a period of high instantaneous power dissipation, and switching loss occurs. As in the PWM case, the reverse recovery current of diode D_2 flows through Q_1 . This current spike can be the largest component of switching loss. In addition, the energy stored in the drain-to-source capacitances of Q_1 and Q_2 and in the depletion layer capacitance of D_1 is lost when Q_1 turns on. These turn-on transition switching loss mechanisms can be a major disadvantage of zero-current-switching schemes.




Fig. 22.27 Switch network output waveforms for the series resonant converter, operated above resonance in the continuous conduction mode. Zero-voltage switching aids the transistor turn-on process

Since zero-current switching does not address the switching loss mechanisms that dominate in MOSFET converters, improvements in efficiency typically are not observed.

22.3.2 Operation of the Full-Bridge Above Resonance: Zero-Voltage Switching

When the series resonant converter is operated above resonance, the zero-voltage switching phenomenon can occur, in which the circuit causes the transistor voltage to become zero before the controller turns the transistor on. With a minor circuit modification, the transistor turn-off transitions can also be caused to occur at zero voltage. This process can lead to significant reductions in the switching losses of converters based on MOSFETs and diodes.

For the full-bridge circuit of Fig. 22.24, the switch output voltage $v_s(t)$, and its fundamental component $v_{s1}(t)$, as well as the approximately sinusoidal tank current waveform $i_s(t)$, are plotted in Fig. 22.27. At frequencies greater than the tank resonant frequency, the input impedance of the tank network $Z_i(s)$ is dominated by the tank inductor impedance. Hence, the tank presents an effective inductive load to the bridge, and the switch current $i_s(t)$ lags the switch voltage fundamental component $v_{s1}(t)$, as shown in Fig. 22.27. In consequence, the zero crossing of the voltage waveform $v_s(t)$ occurs before the current waveform $i_s(t)$.

For the half-cycle $0 < t < T_s/2$, the switch voltage $v_s(t)$ is equal to $+V_g$. For $0 < t < t_\alpha$, the current $i_s(t)$ is negative and diodes D_1 and D_4 conduct. Transistors Q_1 and Q_4 conduct when $i_s(t)$ is positive, over the interval $t_\alpha < t < T_s/2$. The waveforms during $T_s/2 < t < T_s$ are

symmetrical. Since the zero crossing of $v_s(t)$ leads the zero crossing of $i_s(t)$, the transistors conduct after their respective antiparallel diodes. Note that, at any given time during the D_1 conduction interval $0 < t < t_\alpha$, transistor Q_1 can be turned on without incurring switching loss. The circuit naturally causes the transistor turn-on transition to be lossless, and long turn-on switching times can be tolerated. A particularly significant implication of this is that the switching loss associated with reverse recovery of the antiparallel diodes is avoided. Relatively slow diodes, such as the MOSFET body diodes, can be employed for realization of diodes D_1 to D_4 . In addition, the output capacitances of transistors Q_1 to Q_4 and diodes D_1 to D_4 do not lead to switching loss.

In general, zero-voltage switching can occur when the resonant tank presents an effective inductive load to the switches, and hence the switch voltage zero crossings occur before the switch current zero crossings. In the bridge configuration, zero-voltage switching is characterized by the half-bridge conduction sequence $D_1-Q_1-D_2-Q_2$, such that the transistors are turned on while their respective antiparallel diodes conduct. Since the transistor voltage is zero during the entire turn-on transition, switching loss due to slow turn-on times or due to energy storage in any of the device capacitances does not occur at turn-on.

The transistor turn-off transition in Fig. 22.28 is similar to that of a PWM switch. In converters that employ IGBTs or other minority-carrier devices, significant switching loss may occur at the turn-off transitions. The current tailing phenomenon causes Q_1 to pass through a period of high instantaneous power dissipation, and switching loss occurs.

To assist the transistor turn-off process, small capacitors C_{leg} may be introduced into the legs of the bridge, as demonstrated in Fig. 22.29. In a converter employing MOSFETs, the device output capacitances are sufficient for this purpose, with no need for external discrete capacitors. A delay is also introduced into the gate drive signals, so that there is a short commutation interval when all four transistors are off. During the normal Q_1 , D_1 , Q_2 , and D_2 conduction intervals, the leg capacitors appear in parallel with the semiconductor switches, and have no effect on the converter operation. However, these capacitors introduce commutation intervals at transistor turn-off. When Q_1 is turned off, the tank current $i_s(T_s/2)$ flows through the switch capacitances C_{leg} instead of Q_1 , and the voltage across Q_1 and C_{leg} increases. Eventually, the voltage across Q_1 reaches V_g ; diode D_2 then becomes forward-biased. If the MOSFET turn-off time is sufficiently fast, then the MOSFET is switched fully off before the drain voltage rises significantly above zero, and negligible turn-off switching loss is incurred. The energy stored in the device capacitances, that is, in C_{leg} , is transferred to the tank inductor. The fact that none of the semiconductor device capacitances or stored charges lead to switching loss is the major advantage of zero-voltage switching, and is the most common motivation for its use. MOSFET converters can typically be operated in this manner, using only the internal drain-to-source capacitances. However, other devices such as IGBTs typically require substantial external capacitances to reduce the losses incurred during the IGBT turn-off transitions.

An additional advantage of zero-voltage switching is the reduction of EMI associated with device capacitances. In conventional PWM converters and also, to some extent, in zero-current switching converters, significant high-frequency ringing and current spikes are generated by the rapid charging and discharging of the semiconductor device capacitances during the turn-on and/or turn-off transitions.

Ringing is conspicuously absent from the waveforms of converters in which all semiconductor devices switch at zero voltage; these converters inherently do not generate this type of EMI.




Fig. 22.28 Transistor Q_1 voltage and current waveforms, for operation of the series resonant converter above resonance in the $k = 0$ CCM




Fig. 22.29 Introduction of small capacitors C_{leg} , which reduce the turn-off-transition switching loss when the series resonant converter is operated above resonance: (a) bridge circuit, (b) transistor voltage waveform

22.4 Load-Dependent Properties of Resonant Converters

The properties of the CCM PWM converters studied in previous chapters are largely unaffected by the load current. In consequence, these converters exhibit several desirable properties that are often taken for granted. The transistor current is proportional to the load current; hence conduction losses become small at light load, leading to good light-load efficiency. Also, the output impedance is low, and hence the dc output voltage does not significantly depend on the load $i - v$ characteristic (at least, in CCM). Unfortunately, these good properties are not necessarily shared by resonant converters. Of central importance in design of a resonant converter is the selection of the resonant tank topology and element values, so that the transistor conduction losses at light load are minimized, so that zero-voltage switching is obtained over a wide range of load currents (preferably, for all anticipated loads, but at least at full and intermediate load powers), and so that the converter dynamic range is compatible with the load $i - v$ characteristic. These design issues are addressed in this section.

The conduction loss caused by circulating tank currents is well-recognized as a problem in resonant converter design. These currents are independent of, or only weakly dependent on, the load current, and lead to poor efficiency at light load. In Fig. 22.30, the switch current $i_s(s)$ is equal to $v_s(s)/Z_i(s)$. If we want the switch current to track the load current, then at the switching frequency $\|Z_i\|$ should be dominated by, or at least strongly influenced by, the load resistance R . Unfortunately, this is often not consistent with the requirement for zero-voltage switching, in which Z_i is dominated by a tank inductor.




Fig. 22.30 Resonant inverter model

To design a resonant converter that exhibits good properties, the engineer must develop physical insight into how the load resistance R affects the tank input impedance and output voltage.

In this section, the inverter output characteristics, zero-voltage switching boundary, and the dependence of transistor current on load resistance, are related to the properties of the tank network under the extreme conditions of an open-circuited or short-circuited load. The undamped tank network responses are easily plotted, and the insight needed to optimize the tank network design can be gained quickly.

22.4.1 Inverter Output Characteristics

Let us first investigate how the magnitude of the inverter output voltage $\|v\|$ depends on the load current magnitude $\|i\|$. Consider the resonant inverter system of Fig. 22.30. Let $H_\infty(s)$ be the open-circuit ($R \rightarrow \infty$) transfer function of the tank network:

$$H_\infty(s) = \frac{v(s)}{v_{s1}(s)} \Big|_{R \rightarrow \infty} \quad (22.33)$$

and let $Z_{o0}(s)$ be the output impedance, determined when the source $v_{s1}(s)$ is short-circuited. Then we can model the output port of the tank network using the Thevenin-equivalent circuit of Fig. 22.31. Solution of this circuit using the voltage divider formula leads to

$$v(s) = H_\infty(s)v_{s1}(s) \frac{R}{R + Z_{o0}(s)} \quad (22.34)$$

At a given angular switching frequency $\omega_s = 2\pi f_s$, the phasor representing the magnitude and phase of the ac output voltage is found by letting $s = j\omega_s$:

$$v(j\omega_s) = H_\infty(j\omega_s)v_{s1}(j\omega_s) \frac{R}{R + Z_{o0}(j\omega_s)} \quad (22.35)$$

The magnitude can be found by noting that

$$\|v(j\omega_s)\|^2 = v(j\omega_s)v^*(j\omega_s) \quad (22.36)$$

where $v^*(j\omega_s)$ is the complex conjugate of $v(j\omega_s)$. Substitution of Eq. (22.35) into Eq. (22.36) leads to




Fig. 22.31 Thevenin-equivalent circuit that models the output port of the tank network

$$\begin{aligned} \|v(j\omega_s)\|^2 &= \left(H_\infty(j\omega_s)v_{s1}(j\omega_s) \frac{R}{R + Z_{o0}(j\omega_s)} \right) \left(H_\infty(j\omega_s)v_{s1}(j\omega_s) \frac{R}{R + Z_{o0}(j\omega_s)} \right)^* \\ &= H_\infty(j\omega_s)H_\infty^*(j\omega_s)v_{s1}(j\omega_s)v_{s1}^*(j\omega_s) \frac{R^2}{(R + Z_{o0}(j\omega_s))(R + Z_{o0}(j\omega_s))^*} \\ &= \|H_\infty(j\omega_s)\|^2 \|v_{s1}(j\omega_s)\|^2 \frac{R^2}{(R + Z_{o0}(j\omega_s))(R + Z_{o0}(j\omega_s))^*} \end{aligned} \quad (22.37)$$

This result can be further simplified with the assumption that the tank network contains only purely reactive elements, i.e., that any losses or other resistive elements within the tank network have negligible effect. Then the output impedance $Z_{o0}(j\omega_s)$, as well as all other driving-point impedances of the tank network, are purely imaginary quantities. This implies that the complex conjugate $Z_{o0}^*(j\omega_s)$ is given by

$$Z_{o0}^*(j\omega_s) = -Z_{o0}(j\omega_s) \quad (22.38)$$

Substitution of Eq. (22.38) into Eq. (22.37) and simplification leads to

$$\|v(j\omega_s)\|^2 = \frac{\|H_\infty(j\omega_s)\|^2 \|v_s(j\omega_s)\|^2}{\left(1 + \frac{\|Z_{o0}(j\omega_s)\|^2}{R^2}\right)} \quad (22.39)$$

with

$$R = \frac{\|v(j\omega_s)\|}{\|i(j\omega_s)\|} \quad (22.40)$$

Substitution of Eq. (22.40) into Eq. (22.39) and rearrangement of terms yields

$$\|v(j\omega_s)\|^2 + \|i(j\omega_s)\|^2 \|Z_{o0}(j\omega_s)\|^2 = \|H_\infty(j\omega_s)\|^2 \|v_s(j\omega_s)\|^2 \quad (22.41)$$

Hence, at a given frequency, the inverter output characteristic, that is, the relationship between $\|v(j\omega_s)\|$ and $\|i(j\omega_s)\|$ is elliptical. Equation (22.41) can be further rearranged, into the form

$$\frac{\|v(j\omega_s)\|^2}{V_{oc}^2} + \frac{\|i(j\omega_s)\|^2}{I_{sc}^2} = 1 \quad (22.42)$$

where the open-circuit voltage V_{oc} and short-circuit current I_{sc} are given by

$$\begin{aligned} V_{oc} &= \|H_\infty(j\omega_s)\| \|v_s(j\omega_s)\| \\ I_{sc} &= \frac{\|H_\infty(j\omega_s)\| \|v_s(j\omega_s)\|}{\|Z_{o0}(j\omega_s)\|} = \frac{V_{oc}}{\|Z_{o0}(j\omega_s)\|} \end{aligned} \quad (22.43)$$




Fig. 22.32 Elliptical output characteristics of resonant inverters. A resistive matched load is also illustrated

These inverter output characteristics are constructed in Fig. 22.32. This characteristic describes how, at a given switching frequency, the ac output voltage magnitude varies as the circuit is loaded. The equilibrium output voltage is given by the intersection of this elliptical characteristic with the load $i - v$ characteristic. For example, Fig. 22.32 also illustrates a superimposed resistive load line having slope $1/R$, in the special case where $R = \|Z_{o0}(j\omega_s)\|$. This value of R corresponds to matched-load operation, in which the converter output power is maximized. It can be shown that the operating point is then given by

$$\begin{aligned}\|v(j\omega_s)\|^2 &= \frac{V_{oc}}{\sqrt{2}} \\ \|i(j\omega_s)\|^2 &= \frac{I_{sc}}{\sqrt{2}}\end{aligned}\quad (22.44)$$

Note that Fig. 22.32 can also be applied to the output $i - v$ characteristics of resonant dc–dc converters, since the output rectifier then loads the tank with an effective resistive load R_e .

22.4.2 Dependence of Transistor Current on Load

The transistors must conduct the current appearing at the input port of the tank network, $i_s(t)$. This current is determined by the tank network input impedance $Z_i(j\omega_s)$:

$$i_{s1}(j\omega_s) = \frac{v_{s1}(j\omega_s)}{Z_i(j\omega_s)} \quad (22.45)$$




Fig. 22.33 Tank network, parallel resonant converter example: (a) tank circuit, (b) bode plot of input impedance magnitude $\|Z_i\|$ for the limiting cases $R \rightarrow 0$ and $R \rightarrow \infty$

As described previously, obtaining good light-load efficiency requires that $\|Z_i(j\omega_s)\|$ increase as the load resistance R increases. To understand how $\|Z_i(j\omega_s)\|$ depends on R , let us sketch $\|Z_i(j\omega_s)\|$ in the extreme cases of an open-circuited ($R \rightarrow \infty$) and short-circuited ($R \rightarrow 0$) load:

$$\begin{aligned} Z_{i0}(j\omega_s) &= Z_i(j\omega_s)|_{R \rightarrow 0} \\ Z_{i\infty}(j\omega_s) &= Z_i(j\omega_s)|_{R \rightarrow \infty} \end{aligned} \quad (22.46)$$

For example, consider the parallel resonant converter of Figs. 22.19, 22.20, 22.21, 22.22, 22.23. The Bode diagrams of the impedances $\|Z_{i0}(j\omega_s)\|$ and $\|Z_{i\infty}(j\omega_s)\|$ are constructed in Fig. 22.33. $Z_{i0}(s)$ is found with the load R shorted, and is equal to the inductor impedance sL . $Z_{i\infty}(s)$, found with the load R open-circuited, is given by the series combination $(sL + 1/sC)$. It can be seen in Fig. 22.33 that the impedance magnitudes $\|Z_{i0}(j\omega_s)\|$ and $\|Z_{i\infty}(j\omega_s)\|$ intersect at frequency f_m . If the switching frequency is chosen such that $f_s < f_m$, then $\|Z_{i\infty}(j\omega_s)\| > \|Z_{i0}(j\omega_s)\|$. The converter then exhibits the desirable characteristic that the no-load switch current magnitude $\|v_s(j\omega_s)\|/\|Z_{i\infty}(j\omega_s)\|$ is smaller than the switch current under short-circuit conditions, $\|v_s(j\omega_s)\|/\|Z_{i0}(j\omega_s)\|$. In fact, the short-circuit switch current is limited by the impedance of the tank inductor, while the open-circuit switch current is determined primarily by the impedance of the tank capacitor.

If the switching frequency is chosen such that $f_s > f_m$, then $\|Z_{i\infty}(j\omega_s)\| < \|Z_{i0}(j\omega_s)\|$. The no-load switch current is then greater in magnitude than the switch current when the load is short-circuited! When the load current is reduced or removed, the transistors will continue to conduct large currents and generate high conduction losses. This causes the efficiency at light load to be poor. It can be concluded that, to obtain good light-load efficiency in the parallel resonant converter, one should choose f_s sufficiently less than f_m . Unfortunately, this requires operation below resonance, leading to reduced output voltage dynamic range and a tendency to lose the zero-voltage switching property. Input impedances of the series, parallel, and LCC tank circuits are sketched in Fig. 22.34.

A remaining question is how $\|Z_i(j\omega_s)\|$ behaves for intermediate values of load between the open-circuit and short-circuit conditions. The answer is given by Theorem 22.1 below: $\|Z_i(j\omega_s)\|$ varies monotonically with R , and therefore is bounded by $\|Z_{i0}(j\omega_s)\|$ and $\|Z_{i\infty}(j\omega_s)\|$. Hence, the Bode plots of the limiting cases $\|Z_{i0}(j\omega_s)\|$ and $\|Z_{i\infty}(j\omega_s)\|$ provide a correct qualitative understanding of the behavior of $\|Z_i\|$ for all R . The theorem is valid for lossless tank networks.

Theorem 22.1. *If the tank network is purely reactive, then its input impedance $\|Z_i\|$ is a monotonic function of the load resistance R .*

This theorem is proven by use of Middlebrook's Extra Element Theorem (see Chap. 16). The tank network input impedance $Z_i(s)$ can be expressed as a function of the load resistance R and the tank network driving-point impedances, as follows:

$$Z_i(s) = Z_{i0}(s) \frac{\left(1 + \frac{R}{Z_{o0}(s)}\right)}{\left(1 + \frac{R}{Z_{o\infty}(s)}\right)} = Z_{i\infty}(s) \frac{\left(1 + \frac{Z_{o0}(s)}{R}\right)}{\left(1 + \frac{Z_{o\infty}(s)}{R}\right)} \quad (22.47)$$

where Z_{i0} and $Z_{i\infty}$ are the resonant network input impedances, with the load short-circuited or open-circuited, respectively, and Z_{o0} and $Z_{o\infty}$ are the resonant network output impedances, with




Fig. 22.34 Series, parallel, and LCC resonant tank networks, and their input impedances Z_{i0} and $Z_{i\infty}$

the source input short-circuited or open-circuited, respectively. These terminal impedances are simple functions of the tank elements, and their Bode diagrams are easily constructed. The input impedances of the series resonant, parallel resonant, and LCC inverters are listed in Fig. 22.34. Since these impedances do not depend on the load, they are purely reactive, ideally have zero real parts [330], and their complex conjugates are given by $Z_{o0}^* = -Z_{o0}$, $Z_{o\infty}^* = -Z_{o\infty}$, etc. Again, recall that the magnitude of a complex impedance $Z(j\omega)$ can be expressed as the square root of $Z(j\omega)Z^*(j\omega)$. Hence, the magnitude of $Z_i(s)$ is given by

$$\begin{aligned}
\|Z_i\|^2 &= Z_i Z_i^* = Z_{i0}(s) Z_{i0}^*(s) \frac{\left(1 + \frac{R}{Z_{o0}(s)}\right) \left(1 + \frac{R}{Z_{o0}^*(s)}\right)}{\left(1 + \frac{R}{Z_{o\infty}(s)}\right) \left(1 + \frac{R}{Z_{o\infty}^*(s)}\right)} \\
&= \|Z_{i0}\|^2 \frac{\left(1 + \frac{R^2}{\|Z_{o0}\|^2}\right)}{\left(1 + \frac{R^2}{\|Z_{o\infty}\|^2}\right)}
\end{aligned} \tag{22.48}$$

where Z_i^* is the complex conjugate of Z_i .

Next, let us differentiate Eq. (22.48) with respect to R :

$$\frac{d\|Z_i\|^2}{dR} = 2R\|Z_{i0}\|^2 \frac{\left(\frac{1}{\|Z_{o0}\|^2} - \frac{1}{\|Z_{o\infty}\|^2}\right)}{\left(1 + \frac{R^2}{\|Z_{o\infty}\|^2}\right)^2} \tag{22.49}$$

The derivative has roots at (i) $R = 0$, (ii) $R = \infty$, and in the special case (iii) where $\|Z_{i0}\| = \|Z_{i\infty}\|$. Since the derivative is otherwise nonzero, the resonant network input impedance $\|Z_i\|$ is a monotonic function of R , over the range $0 < R < \infty$. In special case (iii), $\|Z_i\|$ is independent of R . Therefore, Theorem 22.1 is proved.

An example is given in Figs. 22.36 and 22.35, for the LCC inverter. Figure 22.35 illustrates the impedance asymptotes of the limiting cases $\|Z_{i0}\|$ and $\|Z_{i\infty}\|$. Variation of $\|Z_i\|$ between these limits, for finite nonzero R , is illustrated in Fig. 22.36. The open-circuit resonant frequency f_∞ and the short-circuit resonant frequency f_0 are given by

$$\begin{aligned}
f_0 &= \frac{1}{2\pi\sqrt{LC_s}} \\
f_\infty &= \frac{1}{2\pi\sqrt{LC_s\|C_p\|}}
\end{aligned} \tag{22.50}$$

where $C_s\|C_p\|$ denotes inverse addition of C_s and C_p :

$$C_s\|C_p = \frac{1}{\frac{1}{C_s} + \frac{1}{C_p}} \tag{22.51}$$

For the LCC inverter, the impedance magnitudes $\|Z_{i0}\|$ and $\|Z_{i\infty}\|$ are equal at frequency f_m , given by

$$f_m = \frac{1}{2\pi\sqrt{LC_s\|2C_p\|}} \tag{22.52}$$

If the switching frequency is chosen to be greater than f_m , then $\|Z_{i\infty}\|$ is less than $\|Z_{i0}\|$. This implies that, as the load current is decreased, the transistor current will increase. Such a converter will have poor efficiency at light load, and will exhibit significant circulating currents. If the switching frequency is chosen to be less than f_m , then the transistor current will increase with decrease with decreasing load current. The short-circuit current is limited by $\|Z_{i0}\|$, while




Fig. 22.35 Construction of the quantities $\|Z_{i0}\|$ and $\|Z_{i\infty}\|$, for the LCC inverter

the circulating currents under open-circuit conditions are determined by $\|Z_{i\infty}\|$. In general, if $f > f_m$, then the transistor current is greater than or equal to the short-circuit current for all R . The inequality is reversed when $f < f_m$.

The impedance magnitudes $\|Z_{i0}\|$ and $\|Z_{i\infty}\|$ are illustrated in Fig. 22.34 for the series, parallel, and LCC tank networks. In the case of the series tank network, $\|Z_{i\infty}\| = \infty$. In consequence, the no-load transistor current is zero, both above resonance and below resonance. Hence, the series resonant inverter exhibits the desirable property that the transistor current is proportional to the load current. In addition, when the load is short-circuited, the current magnitude is limited by the impedance of the series resonant tank. For the parallel and LCC inverters, it is desirable to operate below the frequency f_m .




Fig. 22.36 Variation of tank network input impedance $\|Z_i\|$ with load resistance R , LCC inverter. As the load resistance is increased, $\|Z_i\|$ changes monotonically from $\|Z_{i0}\|$ to $\|Z_{i\infty}\|$

Thus, the dependence of the transistor current on load can be easily determined, using an intuitive frequency-domain approach.

22.4.3 Dependence of the ZVS/ZCS Boundary on Load Resistance

It is also necessary to determine the critical load resistance $R = R_{crit}$ at the boundary between ZVS and ZCS. This boundary can also be expressed as a function of the impedances Z_{i0} and $Z_{i\infty}$.

As discussed in Sect. 22.3, zero-voltage switching occurs when the switch current $i_s(t)$ lags the switch voltage $v_s(t)$. Zero-voltage switching occurs when $i_s(t)$ leads $v_s(t)$. This definition ignores the effects of semiconductor output capacitances, and hence gives an approximate ZVS/ZCS boundary. The phase between the switch current and switch voltage is again determined by the input impedance of the tank network:

$$i_{s1}(j\omega_s) = \frac{v_{s1}(j\omega_s)}{Z_i(j\omega_s)} \quad (22.53)$$

Hence, zero-voltage switching occurs when $Z_i(j\omega_s)$ is inductive in nature, zero-current switching occurs when $Z_i(j\omega_s)$ is capacitive in nature, and the ZVS/ZCS boundary occurs where $Z_i(j\omega_s)$ has zero phase.

It is instructive to again consider the limiting cases of a short-circuited and open-circuited load. The Bode plots of $Z_{i0}(j\omega_s)$ and $Z_{i\infty}(j\omega_s)$ for an LCC inverter example are sketched in Fig. 22.37. Since, in these limiting cases, the input impedance Z_i is composed only of the reactive tank elements, $Z_{i0}(j\omega_s)$ and $Z_{i\infty}(j\omega_s)$ are purely imaginary quantities having phase of either -90° or $+90^\circ$. For $f_s < f_0$, both $Z_{i0}(j\omega_s)$ and $Z_{i\infty}(j\omega_s)$ are dominated by the tank capacitor or capacitors; the phase of $Z_i(j\omega_s)$ is therefore -90° . Hence, zero-current switching is obtained under both short-circuit and open-circuit conditions. For $f_s > f_\infty$, both $Z_{i0}(j\omega_s)$ and $Z_{i\infty}(j\omega_s)$ are dominated by the tank inductor; hence the phase of $Z_i(j\omega_s)$ is $+90^\circ$. Zero-voltage switching




Fig. 22.37 Use of the input impedance quantities Z_{i0} and $Z_{i\infty}$ to determine the ZCS/ZVS boundaries, LCC example

is obtained for both a short-circuited and an open-circuited load. For $f_0 < f_s < f_\infty$, $Z_{i0}(j\omega_s)$ is dominated by the tank inductor while $Z_{i\infty}(j\omega_s)$ is dominated by the tank capacitors. This implies that zero-voltage switching is obtained under short-circuit conditions, and zero-voltage switching is obtained under open-circuit conditions. For this case, there must be some critical value of load resistance $R = R_{crit}$ that represents the boundary between ZVS and ZCS, and that causes the phase of $Z_i(j\omega_s)$ to be equal to 0° .

The behavior of $Z_i(j\omega_s)$ for nonzero finite R is easily extrapolated from the limiting cases discussed above. Theorem 22.2 below shows that:

1. If zero-current switching occurs for both an open-circuited load and a short-circuited load [i.e., $Z_{i0}(j\omega_s)$ and $Z_{i\infty}(j\omega_s)$ both have phase $+90^\circ$], then zero-current switching occurs for all loads.
2. If zero-voltage switching occurs for both an open-circuited load and a short-circuited load [i.e., $Z_{i0}(j\omega_s)$ and $Z_{i\infty}(j\omega_s)$ both have phase -90°], then zero-voltage switching occurs for all loads.
3. If zero-voltage switching occurs for an open-circuited load and zero-current switching occurs for a short-circuited load [i.e., $Z_{i0}(j\omega_s)$ has phase -90° and $Z_{i\infty}(j\omega_s)$ has phase $+90^\circ$], then zero-voltage switching occurs for $R > R_{crit}$, and zero-current switching occurs for $R < R_{crit}$, with R_{crit} given by Eq. (22.54) below.
4. If zero-current switching occurs for an open-circuited load and zero-voltage switching occurs for a short-circuited load [i.e., $Z_{i0}(j\omega_s)$ has phase $+90^\circ$ and $Z_{i\infty}(j\omega_s)$ has phase -90°], then zero-current switching occurs for $R > R_{crit}$, and zero-voltage switching occurs for $R < R_{crit}$, with R_{crit} given by Eq. (22.54) below.

For the LCC example, we can therefore conclude that, for $f_s < f_0$, zero-current switching occurs for all values of R . For $f_s > f_\infty$, zero-voltage switching occurs for all values of R . For $f_0 < f_s < f_\infty$, the boundary between ZVS and ZCS is given by Eq. (22.54).

Theorem 22.2. *If the tank network is purely reactive, then the boundary between zero-current switching and zero-voltage switching occurs when the load resistance R is equal to the critical value R_{crit} , given by*

$$R_{crit} = \|Z_{o0}\| \sqrt{\frac{-Z_{i\infty}}{Z_{i0}}} \quad (22.54)$$

This theorem relies on the assumption that zero-current switching occurs when the tank input impedance is capacitive in nature, while zero-voltage switching occurs for inductive-input impedances. The boundary therefore occurs where the phase of $Z_i(j\omega)$ is zero. This definition gives a necessary but not sufficient condition for zero-voltage switching when significant semiconductor output capacitance is present.

The result is derived by finding the value of R which causes the imaginary part of $Z_i(j\omega)$ in Eq. (22.47) to be zero. Since the tank network is assumed to ideal and lossless, the impedances $Z_{o\infty}$, Z_{o0} , and $Z_{i\infty}$ must have zero real parts. Hence,

$$\text{Im}(Z_i(R_{crit})) = \text{Im}(Z_{i\infty}) \text{Re} \left(\frac{1 + \frac{Z_{o0}}{R_{crit}}}{1 + \frac{Z_{o\infty}}{R_{crit}}} \right) = \text{Im}(Z_{i\infty}) \frac{\left(1 - \frac{Z_{o0}Z_{o\infty}}{R_{crit}^2} \right)}{\left(1 + \frac{\|Z_{o\infty}\|^2}{R_{crit}^2} \right)} = 0 \quad (22.55)$$

where $\text{Im}(Z)$ and $\text{Re}(Z)$ denote the imaginary and real parts of the complex quantity Z . The nontrivial solution to Eq. (22.55) is given by

$$1 = \frac{Z_{o0}Z_{o\infty}}{R_{crit}^2} \quad (22.56)$$

hence,

$$R_{crit} = \sqrt{Z_{o0}Z_{o\infty}} \quad (22.57)$$

A useful equivalent form makes use of the reciprocity identities

$$\frac{Z_{o0}}{Z_{o\infty}} = \frac{Z_{i0}}{Z_{i\infty}} \quad (22.58)$$

Use of Eq. (22.58) to eliminate $Z_{o\infty}$ from Eq. (22.57) leads to

$$R_{crit} = \|Z_{o0}\| \sqrt{\frac{-Z_{i\infty}}{Z_{i0}}} \quad (22.59)$$

This is the desired result. The quantity Z_{o0} is the inverter output impedance, and $R = \|Z_{o0}\|$ corresponds to operation at matched load with maximum output power. The impedances $Z_{i\infty}$ and Z_{i0} are purely imaginary, and hence Eq. (22.59) has no real solution unless $Z_{i\infty}$ and Z_{i0} are of opposite phase. As illustrated in Fig. 22.37, if at a given frequency $Z_{i\infty}$ and Z_{i0} are both inductive, then zero-voltage switching occurs for all loads. Zero-current switching occurs for all loads when $Z_{i\infty}$ and Z_{i0} are both capacitive. Therefore, Theorem 22.2 is proved.

Figure 22.38a illustrates the phase response of $Z_i(j\omega)$ as R varies from 0 to ∞ , for the LCC inverter. A typical dependence of R_{crit} and the matched-load impedance $\|Z_{o0}\|$ on frequency is illustrated in Fig. 22.38b. Zero-voltage switching occurs for all loads when $f > f_\infty$, and zero-current switching occurs for all loads when $f < f_0$. Over the range $f_0 < f < f_\infty$, Z_{i0} is inductive while $Z_{i\infty}$ is capacitive; hence, zero-voltage switching occurs for $R < R_{crit}$ while zero-current switching occurs for $R > R_{crit}$. At frequency f_m , $R_{crit} = \|Z_{o0}\|$, and hence the ZVS/ZCS boundary is encountered exactly at matched load. It is commonly desired to obtain zero-voltage switching at matched load, with low circulating currents and good efficiency at light load. It is apparent that this requires operation in the range $f_0 < f < f_m$. Zero-voltage switching will then be obtained under matched-load and short-circuit conditions, but will be lost at light load. The choice of element values such that $\|Z_{i0}\| \ll \|Z_{i\infty}\|$ is advantageous in that the range of loads leading to zero-voltage switching is maximized.

22.4.4 Another Example

As another example, let us consider selection of the resonant tank elements to obtain a given output characteristic at a certain switching frequency, and let us evaluate the effect of this choice on R_{crit} . It is desired to operate a resonant inverter at switching frequency $f_s = 100$ kHz, with an input voltage of $V_g = 160$ V. The converter should be capable of producing an open-circuit peak output voltage $V_{oc} = 400$ V, and should also produce a nominal output of 150 Vrms at 25 W. It is desired to select resonant tank elements that accomplish this.




Fig. 22.38 ZCS/ZVS boundary, LCC inverter example: (a) variation of tank network input impedance phase shift with load resistance, (b) comparison of R_{crit} with matched-load impedance $\|Z_{00}\|$

The specifications imply that the converter should exhibit an open-circuit transfer function of

$$\|H_{\infty}(j\omega_s)\| = \frac{V_{oc}}{V_{s1}} = \frac{(400 \text{ V})}{\left(\frac{4}{\pi} 160 \text{ V}\right)} = 1.96 \quad (22.60)$$

The required short-circuit current is found by solving Eq. (22.42) for I_{sc} :

$$I_{sc} = \frac{I}{\sqrt{1 - \left(\frac{V}{V_{oc}}\right)^2}} \quad (22.61)$$

The specifications also imply that the peak voltage and current at the nominal operating point are

$$\begin{aligned} V &= 150 \sqrt{2} = 212 \text{ V} \\ I &= \frac{P}{V_{rms}} \sqrt{2} = \frac{25 \text{ W}}{150 \text{ V}} \sqrt{2} = 0.236 \text{ A} \\ R_{nom} &= \frac{V}{I} = 900 \Omega \end{aligned} \quad (22.62)$$

Substitution of Eq. (22.62) into Eq. (22.61) yields

$$I_{sc} = \frac{(0.236 \text{ A})}{\sqrt{1 - \left(\frac{212 \text{ V}}{400 \text{ V}}\right)^2}} = 0.278 \text{ A} \quad (22.63)$$

Matched load therefore occurs at the operating point

$$\begin{aligned} V_{mat} &= \frac{V_{oc}}{\sqrt{2}} = 283 \text{ V} \\ I_{mat} &= \frac{I_{sc}}{\sqrt{2}} = 0.196 \text{ A} \\ \|Z_{o0}(j\omega_s)\| &= \frac{V_{oc}}{I_{sc}} = 1439 \Omega \end{aligned} \quad (22.64)$$

Let us select the values of the tank elements in the LCC tank network illustrated in Fig. 22.39a. The impedances of the series and parallel branches can be represented using the reactances X_s and X_p illustrated in Fig. 22.39b, with

$$\begin{aligned} jX_s &= j\omega_s L + \frac{1}{j\omega_s C_s} = j\left(\omega_s L - \frac{1}{\omega_s C_s}\right) \\ jX_p &= \frac{1}{j\omega_s C_p} = j\left(-\frac{1}{\omega_s C_p}\right) \end{aligned} \quad (22.65)$$




Fig. 22.39 Tank network of the LCC inverter example: (a) schematic, (b) representation of series and parallel branches by reactances X_s and X_p

The transfer function $H_\infty(j\omega_s)$ is given by the voltage divider formula

$$H_\infty(j\omega_s) = \frac{jX_p}{jX_s + jX_p} \quad (22.66)$$

The output impedance $Z_{o0}(j\omega_s)$ is given by the parallel combination

$$Z_{o0}(j\omega_s) = jX_s \| jX_p = \frac{-X_s X_p}{j(X_s + X_p)} \quad (22.67)$$

Solution of Eqs. (22.66) and (22.67) for X_p and X_s leads to

$$\begin{aligned} jX_p &= \frac{Z_{o0}(j\omega_s)}{1 - H_\infty(j\omega_s)} \\ X_s &= X_p \frac{1 - H_\infty(j\omega_s)}{H_\infty(j\omega_s)} \end{aligned} \quad (22.68)$$

Hence, the capacitance C_p should be chosen equal to

$$C_p = -\frac{1}{\omega_s X_p} = \frac{H_\infty(j\omega_s) - 1}{\omega_s \|Z_{o0}(j\omega_s)\|} = \frac{(1.96) - 1}{(2\pi 100\text{kHz})(1439\Omega)} \cong 1\text{nF} \quad (22.69)$$

and the reactance of the series branch should be chosen according to

$$X_s = X_p \frac{1 - H_\infty(j\omega_s)}{H_\infty(j\omega_s)} = (-1493\Omega) \frac{1 - (1.96)}{(1.96)} = 733\Omega \quad (22.70)$$

Since X_s is comprised of the series combination of the inductor L and capacitor C_s , there is a degree of freedom in choosing the values of L and capacitor C_s to realize X_s . For example, we could choose C_s very large (tending to a short circuit); this effectively would result in a parallel resonant converter with $L = X_s/\omega_s = 1.17\text{mH}$. For nonzero C_s , L must be chosen according to

$$L = \frac{1}{\omega_s} \left(X_s + \frac{1}{\omega_s C_s} \right) \quad (22.71)$$

For example, the choice $C_s = C_p = 1.06\text{nF}$ leads to $L = 3.5\text{mH}$. Designs using different C_s will exhibit exactly the same characteristics at the design frequency; however, the behavior at other switching frequencies will differ.

For the tank network illustrated in Fig. 22.39, the value of R_{crit} is completely determined by the parameters of the output characteristic ellipse; i.e., by the specification of V_g , V_{oc} , and I_{sc} . Note that $Z_{o\infty}$, the tank output impedance with the tank input port open-circuited, is equal to jX_p . Substitution of expressions for $Z_{o\infty}$ and Z_{o0} into Eq. (22.57) leads to the following expression for R_{crit} :

$$R_{crit} = \sqrt{\frac{Z_{o0}^2(j\omega_s)}{1 - H_\infty(j\omega_s)}} \quad (22.72)$$

Since Z_{o0} and H_∞ are determined by the operating point specifications, then R_{crit} is also. Evaluation of Eq. (22.72) for this example leads to $R_{crit} = 1466\Omega$. Therefore, the inverter will operate with zero-voltage switching for $R < 1466\Omega$, including at the nominal operating point $R = 900\Omega$. Other topologies of tank network, more complex than the circuit illustrated in Fig. 22.39b, may have additional degrees of freedom that allow R_{crit} to be independently chosen.

The choice $C_s = 3C_p = 3.2\text{nF}$ leads to $L = 1.96\mu\text{H}$. The following frequencies are obtained:

$$\begin{aligned} f_\infty &= 127\text{kHz} \\ f_m &= 100.6\text{kHz} \\ f_s &= 100.0\text{kHz} \\ f_0 &= 64\text{kHz} \end{aligned} \quad (22.73)$$

Regardless of how C_s is chosen, the open-circuit tank input impedance is

$$Z_{i\infty} = j(X_s + X_p) = j(733\Omega + (-1493\Omega)) = -j760\Omega \quad (22.74)$$

Therefore, when the load is open-circuited, the transistor peak current has magnitude

$$I_{s1} = \frac{V_{s1}}{\|Z_{i\infty}\|} = \frac{\frac{4}{\pi}(160\text{V})}{760\Omega} = 0.268\text{A} \quad (22.75)$$

When the load is short-circuited, the transistor peak current has magnitude

$$I_{s1} = \frac{V_{s1}}{\|Z_{i0}\|} = \frac{V_{s1}}{|X_s|} = \frac{\frac{4}{\pi}(160\text{V})}{(733\Omega)} = 0.278\text{A} \quad (22.76)$$

which is nearly the same as the result in Eq. (22.75). The somewhat large open-circuit switch current occurs because of the relatively high specified open-circuit output voltage; lower values of V_{oc} would reduce the result in Eq. (22.75).

22.4.5 LLC Example

A transformer-isolated dc–dc converter based on the *LLC* tank network is illustrated in Fig. 22.40. This converter finds application in off-line dc power supplies, including charger adapters for laptop computers. Tank capacitor C also functions as a dc blocking capacitor that ensures transformer volt-second balance. Tank inductors L_s and L_p can partly or wholly be implemented using the transformer leakage and magnetizing inductances. When the converter is properly designed, the transistors can operate with zero-voltage switching.




Fig. 22.40 A transformer-isolated dc–dc converter based on the *LLC* resonant tank circuit

The tank input impedances Z_{i0} (with load shorted) and $Z_{i\infty}$ (with load open-circuited) are illustrated in Fig. 22.41. Under short-circuit conditions, the tank resonant frequency is

$$f_0 = \frac{1}{2\pi\sqrt{L_s C}} \quad (22.77)$$

Under open-circuit conditions, the tank resonant frequency is

$$f_\infty = \frac{1}{2\pi\sqrt{(L_s + L_p)C}} \quad (22.78)$$

In each case, the tank input impedance Z_i is a series resonant circuit, with the short-circuit resonant frequency being higher than the open-circuit resonant frequency. The tank input impedance $\|Z_i\|$ is constructed in Fig. 22.42.

At low switching frequency $f_s < f_\infty$, the transistors operate with zero-current switching for all loads. At high switching frequency $f_s > f_0$, the transistors operate with zero-voltage switching for all loads. Over the intermediate frequency range $f_\infty < f_s < f_0$, the transistors operate with zero-voltage switching at light load $R > R_{crit}$, and with zero-current switching at heavy load $R < R_{crit}$. The critical resistance R_{crit} can be shown to be

$$R_{crit} = R_{o0} \frac{nF}{\sqrt{1+n}} \sqrt{\frac{1 - \frac{F^2}{1+n}}{F^2 - 1}} \quad (22.79)$$




Fig. 22.41 Tank network of the LLC inverter example: (a) with load shorted, (b) with load open-circuited

with

$$\begin{aligned} R_{o0} &= \sqrt{\frac{L_s}{C}} \\ n &= \frac{L_p}{L_s} \\ F &= \frac{f_s}{f_\infty} \end{aligned} \quad (22.80)$$

For switching frequencies \$f_s > f_m\$, the tank circuit exhibits the desirable property that the tank input current decreases as the load current decreases. Operation of this converter at high frequency \$f_s > f_0\$ combines the desirable properties of zero-voltage switching at all loads and of tank input current that scales monotonically with load current. Over this range of frequencies, the *LLC* exhibits a conversion ratio less than unity, similar to the series resonant circuit. In the vicinity of \$f_\infty\$, the *LLC* is capable of boost-type conversion ratios that can become large at light load.

Figure 22.43 illustrates the output characteristic of the *LLC*, for the example \$f_m < f_s < f_0\$. It can be observed that, for this example, \$R_{crit} < R_{o0}\$; therefore, the converter exhibits the desirable property that the zero-voltage switching region includes the matched-load conditions as well as open-circuit conditions.

Figure 22.44 illustrates typical control plane \$M\$ vs. \$F\$ characteristics of the *LLC* converter, as predicted by the CCM sinusoidal approximation result of Eq. (22.85). Contours for various values of load resistance are shown, with the specific choice \$L_p = 5L_s\$. For low \$Q\$ (large load resistance), the characteristics exhibit a resonance near \$f_\infty\$ with parallel resonant (boost) characteristics. For large \$Q\$ (low load resistance), the characteristics exhibit a resonance near \$f_0\$ with series resonant (buck) characteristics.

22.4.6 Results for Basic Tank Networks

The tank networks of Fig. 22.1 can be written in the form shown in Fig. 22.39b. The series and shunt branch reactances are listed in Table 22.1. In this section, the resonant converter general solution and key equations are listed, as functions of the branch reactances \$X_s\$ and \$X_p\$.

The tank network input impedance is \$Z_{i0} = jX_s\$ for \$R_e = 0\$, and is \$Z_{i\infty} = j(X_s + X_p)\$ for \$R_e = \infty\$. The unloaded tank transfer function is

$$H_\infty(\omega) = \frac{X_p}{X_p + X_s} \quad (22.81)$$

The matched-load impedance (tank output impedance when the input is shorted) is

$$Z_{o0}(\omega) = \frac{jX_s X_p}{X_s + X_p} = jX_s H_\infty(\omega) \quad (22.82)$$

Matched-load resistance occurs at $R_e = R_{o0}$, where $R_{o0} = \|Z_{o0}\|$.




Fig. 22.42 Tank input impedance $\|Z_i\|$ for the LLC tank circuit




Fig. 22.43 Output plane characteristic of the LLC inverter

The critical load resistance at the boundary between ZVS and ZCS is

$$R_{crit} = \|Z_{o0}\| \sqrt{-\frac{Z_{i\infty}}{Z_{i0}}} = |X_p| \sqrt{-\frac{X_s}{X_s + X_p}} \quad (22.83)$$

The frequency $f = f_m$, where $\|Z_{i\infty}\| = \|Z_{i0}\|$, can be shown to occur at the frequency where $X_s = -X_p/2$.

If we define the conversion ratio $M = V_{out}/V_{in}$, the normalized load current $J = I_{out}R_0/V_{in}$, and the effective quality factor as $Q_e = R_0/R_e$, then the elliptical output characteristic can be written

$$\left(\frac{M}{a}\right)^2 + \left(\frac{J}{b}\right)^2 = 1 \quad (22.84)$$

and the control characteristic can be written




Fig. 22.44 Typical control plane characteristic of the LLC inverter, as predicted by the CCM sinusoidal approximation

Table 22.1 Branch reactances of basic tank networks

| Tank | Series branch reactance X_s | Shunt branch reactance X_p |
|----------|-----------------------------------|------------------------------|
| Series | $\omega L - \frac{1}{\omega C}$ | ∞ |
| Parallel | ωL | $-\frac{1}{\omega C}$ |
| LCC | $\omega L - \frac{1}{\omega C_s}$ | $-\frac{1}{\omega C_p}$ |
| LLC | $\omega L_s - \frac{1}{\omega C}$ | ωL_p |

$$M = \frac{1}{\sqrt{\frac{1}{a^2} + \left(\frac{Q_e}{b}\right)^2}} \quad (22.85)$$

where the parameters a and b are given by

$$\begin{aligned} a &= \|H_{\infty}(\omega)\| = \frac{|X_p|}{|X_p + X_s|} \\ b &= \frac{\|H_{\infty}(\omega)\| R_0}{\|Z_{o0}(\omega)\|} = \frac{R_0}{|X_s|} \end{aligned} \quad (22.86)$$

The above equations describe the solutions of all of the inverters of Fig. 22.1, based on the sinusoidal approximation. For the series tank, $a = 1$.

22.5 Exact Characteristics of the Series and Parallel Resonant Converters

The exact steady-state behavior of resonant converters can be determined via methods such as state plane analysis. A detailed analysis of resonant dc–dc converters is beyond the scope of this book. However, the exact steady-state characteristics of ideal series [272, 306–313] and parallel [299, 315–318] resonant dc–dc converters (Fig. 22.45) are summarized in this section. Small-signal ac modeling has also been described in the literature; several relevant papers are [320–323].




Fig. 22.45 Transformer-isolated resonant dc–dc converters: (a) series resonant converter, (b) parallel resonant converter

22.5.1 Series Resonant Converter

At a given switching frequency, the series resonant dc–dc converter can operate in one continuous conduction mode, and possibly in several discontinuous conduction modes. The mode index k is defined as the integer that satisfies

$$\frac{f_0}{k+1} < f_s < \frac{f_0}{k} \quad \text{or} \quad \frac{1}{k+1} < F < \frac{1}{k} \quad (22.87)$$

where $F = f_s/f_0$ is the normalized switching frequency. The subharmonic number ξ is defined as

$$\xi = k + \frac{1 + (-1)^k}{2} \quad (22.88)$$

Values of k and ξ as functions of f_s are summarized in Fig. 22.46a. The subharmonic number ξ denotes the dominant harmonic that excites the tank resonance. When the converter is heavily loaded, it operates in type k continuous conduction mode. As the load is reduced (i.e., as the load resistance R is increased), the converter enters the type k discontinuous conduction mode. Further reducing the load causes the converter to enter the type $(k - 1)$ DCM, type $(k - 2)$ DCM, . . . , type 1 DCM. There is no type 0 DCM, and hence when the converter operates above resonance, only the type 0 continuous conduction mode is possible.

In the type k continuous conduction mode, the series resonant converter exhibits elliptical output characteristics, given by

$$M^2 \xi^2 \sin^2\left(\frac{\gamma}{2}\right) + \frac{1}{\xi^2} \left(\frac{J\gamma}{2} + (-1)^k\right)^2 \cos^2\left(\frac{\gamma}{2}\right) = 1 \quad (22.89)$$

For the transformer-isolated converters of Fig. 22.45, M and J are related to the load voltage V and load current I according to

$$M = \frac{V}{nV_g} \quad J = \frac{InR_0}{V_g} \quad (22.90)$$

Again, R_0 is the tank characteristic impedance, referred to the transformer primary side. The quantity γ is the angular length of one-half of the switching period:

$$\gamma = \frac{\omega_0 T_s}{2} = \frac{\pi}{F} \quad (22.91)$$

Equation (22.89) is valid only for k satisfying Eq. (22.87). It predicts that the voltage conversion ratio M is restricted to the range

$$0 \leq M \leq \frac{1}{\xi} \quad (22.92)$$

This is consistent with Eq. (22.21).

Typical CCM tank current waveforms are illustrated in Fig. 22.46. When k is even, the tank inductor current is initially negative. In consequence, the switch network antiparallel diodes conduct first, for a fraction of a half resonant cycle. If k is odd, then each half-switching period is initiated by conduction of the switch network transistors. In either case, this is followed by $(\xi - 1)$ complete tank half-cycles of ringing. The half-switching period is then concluded by




Fig. 22.46 Continuous conduction modes of the series resonant converter: (a) switching frequency ranges over which various mode indices k and subharmonic numbers ξ occur; (b) tank inductor current waveform, type k CCM, for odd k ; (c) tank inductor current waveform, type k CCM, for even k

a subinterval shorter than one complete resonant half-cycle, in which the device that did not initially conduct is on. The next half-switching period then begins, and is symmetrical.

The steady-state control plane characteristic can be found for a resistive load R obeying $V = IR$, by substitution of the normalized relation $J = MQ$ into Eq. (22.89), where $Q = n^2 R_0 / R$. Use of the quadratic formula and some algebraic manipulations allows solution for M , as a function of load (via Q) and switching frequency (via γ):

$$M = \frac{\left(\frac{Q\gamma}{2}\right)}{\xi^4 \tan^2\left(\frac{\gamma}{2}\right) + \left(\frac{Q\gamma}{2}\right)^2} \left[(-1)^{k+1} + \sqrt{1 + \frac{\left[\xi^2 - \cos^2\left(\frac{\gamma}{2}\right)\right]\left[\xi^4 \tan^2\left(\frac{\gamma}{2}\right) + \left(\frac{Q\gamma}{2}\right)^2\right]}{\left(\frac{Q\gamma}{2}\right)^2 \cos^2\left(\frac{\gamma}{2}\right)}} \right] \quad (22.93)$$

This is the closed-form relationship between the conversion ratio M and the switching frequency, for a resistive load. It is valid for any continuous conduction mode k .

The type k discontinuous conduction modes, for k odd, occur over the frequency range

$$f_s < \frac{f_0}{k} \quad (22.94)$$

In these modes, the output voltage is independent of both load current and switching frequency, and is described by

$$M = \frac{1}{k} \quad (22.95)$$

The type k discontinuous conduction mode, for odd k , occurs over the range of load currents given by

$$\frac{2(k+1)}{\gamma} > J > \frac{2(k-1)}{\gamma} \quad (22.96)$$

In the odd discontinuous conduction modes, the tank current rings for k complete resonant half-cycles. All four output bridge rectifier diodes then become reverse-biased, and the tank current remains at zero until the next switching half-period begins, as illustrated in Fig. 22.51. Series resonant converters are not normally purposely designed to operate in odd discontinuous conduction modes, because the output voltage is not controllable. Nonetheless, when the load is removed with $f_s < f_0$, the series resonant converter operates in $k = 1$ DCM with $M = 1$.

The type k discontinuous conduction mode, for k even, also occurs over the frequency range

$$f_s < \frac{f_0}{k} \quad (22.97)$$

Even discontinuous conduction modes exhibit current source characteristics, in which the load current is a function of switching frequency and input voltage, but not of the load voltage. The output relationship is

$$J = \frac{2k}{\gamma} \quad (22.98)$$

Operation in this mode occurs for

$$\frac{1}{k-1} > M > \frac{1}{k+1} \quad (22.99)$$




Fig. 22.47 Tank inductor current waveform, type k DCM, for even k




Fig. 22.48 Steady-state equivalent circuit model for an even discontinuous conduction mode: an effective gyrator. The converter exhibits current source characteristics

In the even discontinuous conduction modes, the tank current rings for k complete resonant half-cycles during each switching half-period. All four output bridge then become reverse-biased, and the tank current remains at zero until the next switching half-period is initiated. Tank current waveforms are illustrated in Fig. 22.47 for even DCM.

The series resonant converter possesses some unusual properties when operated in an even discontinuous conduction mode. A dc equivalent circuit is given in Fig. 22.48, consisting of a gyrator with gyration conductance $g = 2k/gn^2R_0$. The gyrator has the property of transforming circuits into their dual networks; in the typical dc–dc converter application, the input voltage source V_g is effectively transformed into its dual, an output current source of value gV_g . Series resonant converters have been purposely designed to operate in the $k = 2$ DCM, at power levels of several tens of kW.

The complete control plane characteristics can now be plotted using Eqs. (22.87)–(22.99). The result is shown in Fig. 22.49, and the mode boundaries are explicitly diagrammed in Fig. 22.50. It can be seen that, for operation above resonance, the only possible operating mode is the $k = 0$ CCM, and that the output voltage decreases monotonically with increasing switch-




Fig. 22.49 Complete control plane characteristics of the series resonant converter, for $0.2 \leq F \leq 2$




Fig. 22.50 Continuous and discontinuous conduction mode boundaries




Fig. 22.51 Tank inductor current waveform, type k DCM, for odd k

ing frequency. Reduction in load current (or increase in load resistance, which decreases Q) causes the output voltage to increase. A number of successful designs that operate above resonance and utilize zero-voltage switching have been documented in the literature [300, 314].

Operation below resonance is complicated by the presence of subharmonic and discontinuous conduction modes. The $k = 1$ CCM and $k = 2$ DCM are well behaved, in that the output voltage increases monotonically with increasing switching frequency. Increase of the load current again causes the output voltage to decrease. Successful designs that operate in these modes and employ zero-current switching are numerous. However, operation in the higher-order modes ($k = 2$ CCM, $k = 4$ DCM, etc.) is normally avoided.

Given F and Q , the operating mode can be evaluated directly, using the following algorithm. First, the continuous conduction mode k corresponding to operation at frequency F with heavy loading is found:

$$k = \text{INT}\left(\frac{1}{F}\right) \quad (22.100)$$

where $\text{INT}(x)$ denotes the integer part of x . Next, the quantity k_1 is determined:

$$k_1 = \text{INT}\left(\frac{1}{2} + \sqrt{\frac{1}{4} + \frac{Q\pi}{2F}}\right) \quad (22.101)$$

The converter operates in type k CCM provided that:

$$k_1 > k \quad (22.102)$$

Otherwise, the converter operates in type k_1 DCM. A simple algorithm can therefore be defined, in which the conversion ratio M is computed for a given F and Q . First, Eqs. (22.100) to (22.102) are evaluated, to determine the operating mode. Then, the appropriate equation (22.93), (22.95), or (22.98) is evaluated to find M .




Fig. 22.52 Output characteristics, $k = 0$ CCM (above resonance)

Output $I - V$ plane characteristics for the $k = 0$ CCM, plotted using Eq. (22.89), are shown in Fig. 22.52. The constant-frequency curves are elliptical, and all pass through the point $M = 1$, $J = 0$. For a given switching frequency, the operating point is given by the intersection of the elliptical converter output characteristic with the load $I - V$ characteristic.

Output plane characteristics that combine the $k = 1$ CCM, $k = 1$ DCM, and $k = 2$ DCM are shown in Fig. 22.53. These were plotted using Eqs. (22.89), (22.95), and (22.98). These curves were plotted with the assumption that the transistors are allowed to conduct no longer than one tank half-cycle during each switching half-period; this eliminates subharmonic modes and causes the converter to operate in $k = 2$ or $k = 1$ DCM whenever $f_s < 0.5f_0$. It can be seen that the constant-frequency curves are elliptical in the continuous conduction mode, vertical (voltage source characteristic) in the $k = 1$ DCM, and horizontal (current source characteristic) in the $k = 2$ DCM.

22.5.2 Parallel Resonant Converter

For operation in the frequency range $0.5f_0 < f_s < \infty$, the parallel resonant dc–dc converter exhibits one continuous conduction mode and one discontinuous conduction mode. Typical CCM switch voltage $v_s(t)$, tank inductor current $i_L(t)$, and tank capacitor voltage $v_C(t)$ waveforms are illustrated in Fig. 22.54. The CCM converter output characteristics are given by




Fig. 22.53 Output characteristics, $k = 1$ CCM, $k = 1$ DCM, and $k = 2$ DCM (below resonance)

$$M = \left(\frac{2}{\gamma} \right) \left(\varphi - \frac{\sin(\varphi)}{\cos\left(\frac{\gamma}{2}\right)} \right) \quad (22.103)$$

$$\varphi = \begin{cases} -\cos^{-1} \left(\cos\left(\frac{\gamma}{2}\right) + J \sin\left(\frac{\gamma}{2}\right) \right) & \text{for } 0 < \gamma < \pi \text{ (above resonance)} \\ +\cos^{-1} \left(\cos\left(\frac{\gamma}{2}\right) + J \sin\left(\frac{\gamma}{2}\right) \right) & \text{for } \pi < \gamma < 2\pi \text{ (below resonance)} \end{cases} \quad (22.104)$$

and where M , J , and γ are again defined as in Eqs. (22.90) and (22.91). Given the normalized load current J and the half-switching-period-angle γ , one can evaluate Eq. (22.104) to find φ , and then evaluate Eq. (22.103) to find the converter voltage conversion ratio M . In other words, the output voltage can be found for a given load current and switching frequency, without need for computer iteration.

A discontinuous conduction mode mechanism occurs in the parallel resonant converter which is the dual of the discontinuous conduction mode mechanism of the series resonant converter. In this mode, a discontinuous subinterval occurs in which all four output bridge rectifier diodes are forward-biased, and the tank capacitor voltage remains at zero. This mode occurs both above and below resonance when the converter is heavily loaded. Typical DCM tank capacitor voltage and inductor current waveforms are illustrated in Fig. 22.55. The condition for operation in the discontinuous conduction mode is

$$\begin{aligned} J > J_{crit}(\gamma) &\quad \text{for DCM} \\ J < J_{crit}(\gamma) &\quad \text{for CCM} \end{aligned} \quad (22.105)$$




Fig. 22.54 Typical waveforms of the parallel resonant converter, operating in the continuous conduction mode

where

$$J_{crit}(\gamma) = -\frac{1}{2} \sin(\gamma) + \sqrt{\sin^2\left(\frac{\gamma}{2}\right) + \frac{1}{4} \sin^2(\gamma)} \quad (22.106)$$

The discontinuous conduction mode is described by the following set of equations:

$$\begin{aligned} M_{C0} &= 1 - \cos(\beta) \\ J_{L0} &= J + \sin(\beta) \\ \cos(\alpha + \beta) - 2 \cos(\alpha) &= -1 \\ -\sin(\alpha + \beta) + 2 \sin(\alpha) + (\delta - \alpha) &= 2J \\ \beta + \delta &= \gamma \\ M &= 1 + \left(\frac{2}{\gamma}\right)(J - \delta) \end{aligned} \quad (22.107)$$

Unfortunately, the solution to this set of equations is not known in closed form, because of the mixture of linear and trigonometric terms. In consequence, the equations must be solved




Fig. 22.55 Typical waveforms of the parallel resonant converter, operating in the discontinuous conduction mode

iteratively. For a given γ and J , a computer is used to iteratively find the angles α , β , and δ . M is then evaluated, and the output plane characteristics can be plotted. The result is given in Fig. 22.56. The dashed lines are the DCM solutions, and the solid lines are the valid CCM solutions. Figure 22.56 describes the complete dc behavior of the ideal parallel resonant converter for all switching frequencies above $0.5f_0$. For given values of normalized switching frequency $F = f_s/f_0 = \pi/\gamma$, the relationship between the normalized output current J and the normalized output voltage M is approximately elliptical. At resonance ($F = 1$), the CCM ellipse degenerates to the horizontal line $J = 1$, and the converter exhibits current source characteristics. Above resonance, the converter can both step-up the voltage ($M > 1$) and step-down the voltage ($M < 1$). The normalized load current is then restricted to $J < 1$, corresponding to $I < V_g/nR_0$. For a given switching frequency greater than the resonant frequency, the actual limit on maximum load current is even more restrictive than this limit. Below resonance, the converter can also step-up and step-down the voltage. Normalized load currents J greater than one are also obtainable, depending on M and F . However, no solutions occur when M and J are simultaneously large.




Fig. 22.56 Exact output characteristics of the parallel resonant converter, for $F > 0.5$. Solid curves: CCM, dashed curves: DCM




Fig. 22.57 Exact control characteristics of the parallel resonant converter, with a resistive load. Both CCM and DCM operation is included, for $0.5 \leq F \leq 3$

In Fig. 22.57, the control plane characteristics are plotted for a resistive load. The parameter Q is defined for the parallel resonant converter as $Q = R/n^2R_0$. The normalized load current is then given by $J = M/Q$.

22.6 Summary of Key Points

1. The sinusoidal approximation allows a great deal of insight to be gained into the operation of resonant inverters and dc–dc converters. The voltage conversion ratio of dc–dc resonant converters can be directly related to the tank network transfer function. Other important converter properties, such as the output characteristics, dependence (or lack thereof) of transistor current on load current, and zero-voltage- and zero-current-switching transitions, can also be understood using this approximation. The approximation is accurate provided that the effective Q -factor is sufficiently large, and provided that the switching frequency is sufficiently close to resonance.
2. Simple equivalent circuits are derived, which represent the fundamental components of the tank network waveforms, and the dc components of the dc terminal waveforms.
3. Exact solutions of the ideal dc–dc series and parallel resonant converters are listed here as well. These solutions correctly predict the conversion ratios, for operation not only in the fundamental continuous conduction mode, but in discontinuous and subharmonic modes as well.
4. Zero-voltage switching mitigates the switching loss caused by diode recovered charge and semiconductor device output capacitances. When the objective is to minimize switching loss and EMI, it is preferable to operate each MOSFET and diode with zero-voltage switching.
5. Zero-current switching leads to natural commutation of SCRs, and can also mitigate the switching loss due to current tailing in IGBTs.
6. The input impedance magnitude $\|Z_i\|$, and hence also the transistor current magnitude, are monotonic functions of the load resistance R . The dependence of the transistor conduction loss on the load current can be easily understood by simply plotting $\|Z_i\|$ in the limiting cases as $R \rightarrow \infty$ and as $R \rightarrow 0$, or $\|Z_{i\infty}\|$ and $\|Z_{i0}\|$.
7. The ZVS/ZCS boundary is also a simple function of $Z_{i\infty}$ and Z_{i0} . If ZVS occurs at open-circuit and at short-circuit, then ZVS occurs for all loads. If ZVS occurs at short-circuit, and ZCS occurs at open-circuit, then ZVS is obtained at matched load provided that $\|Z_{i\infty}\| > \|Z_{i0}\|$.
8. The output characteristics of all resonant inverters considered here are elliptical, and are described completely by the open-circuit transfer function magnitude $\|H_\infty\|$, and the output impedance $\|Z_{o0}\|$. These quantities can be chosen to match the output characteristics to the application requirements.

PROBLEMS

22.1 Analysis of a half-bridge dc–dc parallel resonant converter, operated above resonance.

In Fig. 22.58, the elements C_b , L_F , and C_F are large in value, and have negligible switching ripple. You may assume that all elements are ideal. You may use the sinusoidal approximation as appropriate.




Fig. 22.58 Half-bridge parallel resonant converter of Problem 22.1: (a) schematic, (b) switch voltage waveform

- (a) Sketch the waveform of the current $i_g(t)$.
 - (b) Construct an equivalent circuit for this converter, similar to Fig. 22.22, which models the fundamental components of the tank waveforms and the dc components of the converter input current and output voltage. Clearly label the values and/or give expressions for all elements in your model, as appropriate.
 - (c) Solve your model to derive an expression for the conversion ratio $V/V_g = M(F, Q_e, n)$. At rated (maximum) load, this converter produces $I = 20 \text{ A}$ at $V = 3.3 \text{ V}$.
 - (d) What is the converter switching frequency f_s at rated load?
 - (e) What is the magnitude of the peak transistor current at rated load?
At minimum load, the converter produces $I = 2 \text{ A}$ at $V = 3.3 \text{ V}$.
 - (f) What is the converter switching frequency f_s at minimum load?
 - (g) What is the magnitude of the peak transistor current at minimum load? Compare with your answer from part (e)—what happens to the conduction loss and efficiency at minimum load?
- 22.2** A dc–dc resonant converter contains an LCC tank network (Fig. 22.1d), with an output filter containing a filter inductor as in the parallel resonant dc–dc converter.
- (a) Sketch an equivalent circuit model for this converter, based on the approximate sinusoidal analysis method of Sect. 22.1. Give expressions for all elements in your model.
 - (b) Solve your model, to derive an expression for the conversion ratio $M = V/V_g$. Express M as a function of $F = f_s/f_\infty$, $Q_e = R_e/R_0$, and $n = C_s/C_p$, where f_∞ is defined as in Eq. (22.50) and R_0 is

$$R_0 = \sqrt{\frac{L(C_s + C_p)}{C_s C_p}}$$

- (c) Plot M vs. F , for $n = 1$ and $Q_e = 1, 2$, and 5.
 (d) Plot M vs. F , for $n = 0.25$ and $Q_e = 1, 2$, and 5.

22.3 Dual of the series resonant converter. In the converter illustrated in Fig. 22.59, L_{F1} , L_{F2} , and C_F are large filter elements, whose switching ripples are small. L and C are tank elements, whose waveforms $i_L(t)$ and $v_C(t)$ are nearly sinusoidal.




Fig. 22.59 Dual of the series resonant converter, Problem 22.3

- (a) Using the sinusoidal approximation method, develop equivalent circuit models for the switch network, tank network, and rectifier network.
 (b) Sketch a Bode diagram of the parallel LC parallel tank impedance.
 (c) Solve your model. Find an analytical solution for the converter voltage conversion ratio $M = V/V_g$, as a function of the effective Q_e and the normalized switching frequency $F = f_s/f_0$. Sketch M vs. F .
 (d) What can you say about the validity of the sinusoidal approximation for this converter? Which parts of your M vs. F plot of part (c) are valid and accurate?

22.4 The converter of Problem 22.3 operates below resonance.

- (a) Sketch the waveform $v_C(t)$. For each subinterval, label: (i) which of the diodes D_1 to D_4 and transistors Q_1 to Q_4 conduct current, and (ii) which devices block voltage.
 (b) Does the reverse recovery process of diodes D_1 to D_4 lead to switching loss? Do the output capacitances of transistors Q_1 to Q_4 lead to switching loss?

- (c) Repeat parts (a) and (b) for operation above resonance.
- 22.5** A parallel resonant converter operates with a dc input voltage of $V_g = 270$ V. The converter supplies 5 V to a dc load. The dc load power varies over the range 20 W–200 W. It is desired to operate the power transistors with zero-voltage switching. The tank element values are $L = 57 \mu\text{H}$, $C_p = 0.9 \text{ nF}$, referred to the transformer primary. The parallel resonant tank network contains an isolation transformer having a turns ratio of 52:1.
- Define F as in Eq. (22.19). Derive an expression for F , as a function of M and Q_e .
 - Determine the switching frequency, peak transistor current, and peak tank capacitor voltage at the maximum load power operating point.
 - Determine the switching frequency, peak transistor current, and peak tank capacitor voltage at the minimum load power operating point.
- 22.6** In a certain resonant inverter application, the dc input voltage is $V_g = 320$ V. The inverter must produce an approximately sinusoidal output voltage having a frequency of 200 kHz. Under no load (output opencircuit) conditions, the inverter should produce a peak-to-peak output voltage of 1500 V. The nominal resistive operating point is 200 Vrms applied to 100Ω . A nonisolated LCC inverter is employed. It is desired that the inverter operate with zero-voltage switching, at least for load resistances less than 200Ω .
- Derive expressions for the output open-circuit voltage V_{oc} and short-circuit current I_{sc} of the LCC inverter. Express your results as functions of $F = f_s/f_\infty$, V_g , $R_\infty = L/C_s||C_p$ and $n = C_s/C_p$. The open-circuit resonant frequency f_∞ is defined in Eq. (22.50).
 - To meet the given specifications, how should the short-circuit current I_{sc} be chosen?
 - Specify tank element values that meet the specifications.
 - Under what conditions does your design operate with zero-voltage switching?
 - Compute the peak transistor current under no-load and short-circuit conditions.
- 22.7** A series resonant dc–dc converter operates with a dc input voltage of $V_g = 550$ V. The converter supplies 30 kW to a load. The dc load power varies over the range 5 kW–25 kW. It is desired to operate the power transistors with zero-voltage switching. The maximum feasible switching frequency is 50 kHz. An isolation transformer having a $1:n$ turns ratio is connected in series with the tank network. The peak tank capacitor voltage should be no greater than 2000 V, referred to the primary.
- Derive expressions for the peak tank capacitor voltage and peak tank inductor current.
 - Select values for the tank inductance, tank capacitance, and turns ratio, such that the given specifications are met. Attempt to minimize the peak tank inductor current, while maximizing the worst-case minimum switching frequency.
- 22.8** Figure 22.60 illustrates a full-bridge resonant inverter containing an LLC tank network.
- Sketch the Bode diagrams of the input impedance under short-circuit and open-circuit conditions: $\|Z_{i0}(j\omega)\|$ and $\|Z_{i\infty}(j\omega)\|$. Give analytical expressions for the resonant frequencies and asymptotes.
 - Describe the conditions on switching frequency and load resistance that lead to zero-voltage switching.
 - Derive an expression for the frequency f_m , where $\|Z_{i0}\| = \|Z_{i\infty}\|$.
 - Sketch the Bode plot of $\|H_\infty(j\omega)\|$. Label the resonant frequency, and give analytical expressions for the asymptotes.




Fig. 22.60 LLC inverter of Problem 22.8




Fig. 22.61 Transformer-isolated LLC inverter, Problem 22.9

22.9 You are given the LLC inverter circuit of Fig. 22.61. Under nominal conditions, this converter operates at switching frequency $f_s = 100$ kHz. All elements are ideal.

- Determine the numerical values of the open-circuit peak output voltage V_{oc} and the short-circuit peak output current I_{sc} .
- Sketch the elliptical output characteristic. Over what portion of this ellipse does the converter operate with zero-voltage switching? Does it operate with zero-voltage switching at matched load?
- Sketch the Bode plots of $\|Z_{i\infty}\|$ and $\|Z_{i0}\|$, and label the numerical values of f_0 , f_∞ , f_m , and f_s .
- What is the numerical value of the peak transistor current when $R = 0$? When $R \rightarrow \infty$?
- The inverter operates with load resistances that can vary between 500Ω and an open-circuit. What is the resulting range of output voltage? Does the inverter always operate with zero-voltage switching?

22.10 It is desired to obtain a converter with current source characteristics. Hence, a series resonant converter is designed for operation in the $k = 2$ discontinuous conduction mode. The switching frequency is chosen to be $f_s = 0.225f_0$, where f_0 is the tank resonant

frequency (consider only open-loop operation). The load R is a linear resistance which can assume any positive value: $0 \leq R < \infty$.

- (a) Plot the output characteristics (M vs. J), for all values of R in the range $0 \leq R < \infty$. Label mode boundaries, evaluate the short-circuit current, and give analytical expressions for the output characteristics.
- (b) Over what range of R (referred to the tank characteristic impedance R_0) does the converter operate as intended, in the $k = 2$ discontinuous conduction mode?

22.11 The parallel resonant converter as a single-phase high-quality rectifier. It is desired to utilize a transformer-isolated parallel resonant dc–dc converter in a single-phase low-harmonic rectifier system. By properly varying the converter switching frequency, a near-ideal rectifier system that can be modeled as in Fig. 21.16 is obtained. You may utilize the results of Sect. 22.5.2 to answer this problem. The parallel resonant tank network contains an isolation transformer having a $1:n$ turns ratio. You may use either approximate graphical analysis or computer iteration to answer parts (b) and (c).

- (a) Plot the normalized input characteristics (normalized input voltage $m_g = nv_g/v$ vs. normalized input current $j_g = i_g n R_0/v$) of the parallel resonant converter, operated in the continuous conduction mode above resonance. Plot curves for $F = f_s/f_0 = 1.0, 1.1, 1.2, 1.3, 1.5$, and 2.0 . Compare these characteristics with the desired linear resistive input characteristic $v_g/i_g = R_{emulated}$.
- (b) The converter is operated open-loop, with $F = 1.1$. The applied normalized input voltage is a rectified sinusoid of unity magnitude: $m_g(t) = |\sin(\omega t)|$. Sketch the resulting normalized input current waveform $j_g(t)$. Approximately how large is the peak current? The crossover dead time?
- (c) A feedback loop is now added, which regulates the input current to follow the input voltage such that $i_g(t) = v_g(t)/R_{emulated}$. You may assume that the feedback loop operates perfectly. For the case $R_{emulated} = R_0$, and with the same applied $m_g(t)$ waveform as in part (b), sketch the switching-frequency waveform for one ac line period [i.e., show how the controller must vary F to regulate $i_g(t)$]. What is the maximum value of F ? Note: In practice, the converter would be designed to operate with a smaller peak value of j_g , so that the switching-frequency variations would be better behaved.
- (d) Choose element values (tank inductance, tank capacitance, and transformer turns ratio) such that the converter of part (c) meets the following specifications:

Ac input voltage 120 Vrms, 60 Hz

Dc output voltage 42 V

Average power 800 W

Maximum switching frequency 200 kHz

Refer the element values to the primary side of the transformer.



Soft Switching

In addition to the resonant circuits introduced in Chap. 22, there has been much interest in reducing the switching loss of the PWM converters of the previous chapters. Several of the more popular approaches to obtaining *soft switching* in buck, boost, and other converters are discussed in this chapter.

Mechanisms that cause switching loss are discussed in Chap. 4, including diode reverse recovery, semiconductor output capacitances, and IGBT current tailing. Soft switching involves mitigation of one or more of these switching loss mechanisms in a PWM converter. The energy that would otherwise be lost is recovered, and is transferred to the converter source or load. The operation of a semiconductor device, during a given turn-on or turn-off switching transition, can be classified as hard-switched, zero-current switched, or zero-voltage switched. Operation of diodes and transistors with soft switching is examined in Sect. 23.1. In particular, it is preferable to operate diodes with zero-voltage switching at their turn-off transitions, and to operate MOSFETs with zero-voltage switching during their turn-on transitions. However, zero-voltage switching comes at the expense of increased conduction loss, and so the engineer must consider the effect of soft switching on the overall converter efficiency.

Resonant switch converters are a broad class of converters in which the PWM switch network of a conventional buck, boost, or other converter is replaced with a switch cell containing resonant elements. These resonant elements are positioned such that the semiconductor devices operate with zero-current or zero-voltage switching, and such that one or more of the switching loss mechanisms is reduced or eliminated. Other soft-switching approaches may employ resonant switching transitions, but otherwise exhibit the approximately rectangular waveforms of hard-switched converters. In any case, the resulting hybrid converter combines the properties of the resonant switching network and the parent hard-switched PWM converter.

Soft-switching converters can exhibit reduced switching loss, at the expense of increased conduction loss. Obtaining zero-voltage or zero-current switching requires that the resonant elements have large ripple; often, these elements are operated in a manner similar to the discontinuous conduction modes of the series or parallel resonant converters. As in other resonant schemes, the objectives of designing such a converter are: (1) to obtain smaller transformer and low-pass filter elements via increase of the switching frequency and/or (2) to reduce the switching loss induced by component nonidealities such as diode stored charge, semiconductor device capacitances, and transformer leakage inductance and winding capacitance.

The resonant switch and soft-switching ideas are quite general, and can be applied to a variety of topologies and applications. A large number of resonant switch networks have been documented in the literature; a few basic approaches are listed here [70, 72, 73, 251, 328, 331–349]. The basic zero-current-switching quasi-resonant switch network is analyzed in detail in Sect. 23.2. Expressions for the average components of the switch network terminal waveforms are found, leading to determination of the *switch conversion ratio* μ . The switch conversion ratio μ performs the role of the duty cycle d of CCM PWM switch networks. For example, the buck converter exhibits conversion ratio M equal to μ . Both half-wave and full-wave ringing of the tank network are considered; these lead to different switch conversion ratio functions μ . In general, given a PWM CCM converter having conversion ratio $M(d)$, we can replace the PWM switch network with a resonant switch network having switch conversion ratio μ . The resulting quasi-resonant converter will then have conversion ratio $M(\mu)$. So we can obtain soft-switching versions of all of the basic converters (buck, boost, buck-boost, forward, flyback, etc.) that exhibit zero-voltage or zero-current switching and other desirable properties.

In Sect. 23.3, the characteristics of several other resonant switch networks are listed: the zero-voltage-switching quasi-resonant switch network, the zero-current-switching and zero-voltage-switching quasi-square-wave networks, and the multiresonant switch network. One can obtain zero-voltage switching in all transistors and diodes using these networks.

Several related soft-switching approaches are now popular, which attain zero-voltage switching of the transistor or transistors in commonly used converters. The zero-voltage transition approach finds application in full-bridge buck-derived converters. Active-clamp snubbers are often added to forward and flyback converters, to attain zero-voltage switching and to reset the transformer. These circuits lead to zero-voltage switching of the transistors, but (less-than-optimal) zero-current switching of the secondary-side diodes. Nonetheless, high efficiency can be achieved. An auxiliary resonant commutated pole can achieve zero-voltage switching in voltage-source inverters. These converters are briefly discussed in Sect. 23.4.

23.1 Soft-Switching Mechanisms of Semiconductor Devices

When loosely used, the terms “zero-current switching” and “zero-voltage switching” normally refer to one or more switching transitions of the transistor in a converter. However, to fully understand how a converter generates switching loss, one must closely examine the switching transitions of every semiconductor device. As described in Sect. 4.6, there are typically several mechanisms that are sources of significant switching loss. At the turn-off transition of a diode, its reverse-recovery process can induce loss in the transistor or other elements of the converter. The energy stored in the output capacitance of a MOSFET can be lost when the MOSFET turns on. IGBTs can lose significant energy during their turnoff transition, owing to the current tailing phenomenon. The effects of zero-current switching and zero-voltage switching on each of these devices are discussed in detail below.

23.1.1 Diode Switching

As discussed in Chap. 4, the reverse-recovery process usually leads to significant switching loss associated with the turn-off transition of diodes. This is often the largest single source




Fig. 23.1 Hard switching at the turn-off transition of a diode, conventional buck converter example: **(a)** schematic, **(b)** diode voltage and current waveforms

of loss in a hard-switched converter. Normally, negligible loss is associated with the turn-on transition of power diodes. Three types of diode turn-off transition waveforms are commonly encountered in modern switching converters: hard switching, zero-current switching, and zero-voltage switching.

Figure 23.1 illustrates a conventional hard-switched PWM buck converter. The diode voltage and current waveforms $v(t)$ and $i(t)$ are also illustrated, with an exaggerated reverse recovery time. The output inductor current ripple is small. The diode turns off when the transistor is turned on; the reverse recovery process leads to a negative peak current of large amplitude. The diode must immediately support the full reverse voltage V_g , and hence both $v(t)$ and $i(t)$ must change with large slopes during reverse recovery. As described in Sect. 4.3.3, hard switching of the diode induces energy loss W_D in the transistor, given approximately by

$$W_D = V_g Q_r + t_r V_g I \quad (23.1)$$

where Q_r is the diode recovered charge and t_r is the reverse recovery time, both taken to be positive quantities. The recovered charge is relatively large because the slope di/dt is large during the turn-off transition. The resonant circuit formed by the diode output capacitance C_j and the diode package and other wiring inductances leads to ringing at the end of the reverse recovery time.





Fig. 23.2 Zero-current switching at the turn-off transition of a diode, ZCS quasi-resonant buck converter example: (a) converter schematic, (b) diode voltage and current waveforms

Figure 23.2 illustrates zero-current switching at the turn-off transition of a diode. The converter example is a quasi-resonant zero-voltage switching buck converter (see Sect. 23.3.1). The output inductor current ripple is again small. However, tank inductor L_r is now connected in series with the diode. The resulting diode current waveform $i(t)$ changes with a limited slope as shown. The diode reverse-recovery process commences when $i(t)$ passes through zero and becomes negative. The negative $i(t)$ actively removes stored charge from the diode; during this reverse recovery time, the diode remains forward-biased. When the stored charge is removed, then the diode voltage must rapidly change to $-V_g$. As described in Sect. 4.6.1, energy W_D is stored in inductor L_r at the end of the reverse recovery time, given by

$$W_D = V_g Q_r \quad (23.2)$$

The resonant circuit formed by L_r and the diode output capacitance C_j then cause this energy to be circulated between L_r and C_j . This energy is eventually dissipated by parasitic resistive elements in the circuit, and hence is lost. Since Eqs. (23.1) and (23.2) are similar in form, the switching losses induced by the reverse-recovery processes of diodes operating with hard switching and with zero-current switching are similar in magnitude. Zero-current switching may lead to somewhat lower loss because the reduced di/dt leads to less recovered charge Q_r .

Fig. 23.3 A dissipative snubber circuit, for protection of a diode from excessive voltage caused by ringing



Zero-current switching of diodes also typically leads to increased peak inverse diode voltage during the ringing of L_r and C_j , because of the relatively large value of L_r .

When a diode operates with hard switching or zero-current switching, and when substantial inductance is present in series with the diode, then significant ringing is observed in the diode voltage waveform. A resonant circuit, comprised of the series inductance and the diode output capacitance, is excited by the diode reverse recovery process, and the resulting ringing voltage can be of large enough magnitude to lead to breakdown and failure of the diode. A common example is the diodes on the secondary side of a hard-switched transformer-isolated converter; the resonant circuit is then formed by the transformer leakage inductance and the diode output capacitance. Other examples are the circuits of Figs. 23.2 and 23.36, in which the series inductance is a discrete tank inductor.

A simple snubber circuit that is often used to protect the diode from excessive reverse voltage is illustrated in Fig. 23.3. Resistor R damps the ringing of the resonant circuit. Capacitor C prevents the off-state voltage of the diode from causing excessive power loss in R . Nonetheless, the energy consumed by R per switching period is typically greater than Eqs. (23.1) or (23.2).

Figure 23.4 illustrates zero-voltage switching at the turn-off transition of a diode. The figure illustrates the example of a zero-voltage switching quasi-square wave buck converter, discussed in Sect. 23.3.3. The output inductor L_r of this converter assumes the role of the tank inductor, and exhibits large current ripple that causes the current $i_r(t)$ to reverse polarity. While the diode conducts, its current $i(t)$ is equal to $i_r(t)$. When $i_r(t)$ becomes negative, the diode continues to conduct until its stored charge Q_r has been removed. The diode then becomes reverse-biased, and $i_r(t)$ flows through capacitor C_r and the diode output capacitance C_j . The diode voltage and current both change with limited slope in this type of switching, and the loss induced by the diode reverse-recovery process is negligible because the waveforms are not significantly damped by parasitic resistances in the circuit, and because the peak currents during reverse recovery are relatively low. The diode stored charge and diode output capacitance both behave as an effective nonlinear capacitor that can be combined with (or replace) tank capacitor C_r . Snubber circuits such as Fig. 23.3 are not necessary when the diode operates with zero-voltage switching.

Thus, zero-voltage switching at the turn-off transition of a diode is the preferred approach that leads to minimum switching loss. Zero-current switching at the turn-off transition can be problematic, because of the high peak inverse voltage induced across the diode by ringing.

23.1.2 MOSFET Switching

The switching loss mechanisms typically encountered by a MOSFET in a hard-switched converter are discussed in Chap. 4, and typical MOSFET voltage and current waveforms are illustrated in Fig. 23.5. The most significant components of switching loss in the MOSFET of this circuit are: (1) the loss induced by the diode reverse recovery process and (2) the loss of the energy stored in the MOSFET output capacitance C_{ds} . Both loss mechanisms occur during the MOSFET turn-on process.




Fig. 23.4 Zero-voltage switching at the turn-off transition of a diode, ZVS quasi-square wave buck converter example: (a) converter schematic, (b) diode current and voltage waveforms

In the hard-switched circuit of Fig. 23.5, with a fast gate driver there is essentially no switching loss incurred during the MOSFET turn-off transition. This occurs because of the substantial output capacitance C_{ds} of the MOSFET. This capacitance holds the voltage $v(t)$ close to zero while the MOSFET turns off, so that the turn-off switching loss is very small. After the MOSFET has turned off, the output inductor current I flows through C_{ds} . The voltage $v(t)$ then increases until $v = V_g$ and the diode becomes forward-biased.

However, when the MOSFET turns on, a high peak current flows through the MOSFET channel, induced by the diode reverse recovery and by the output capacitances of the MOSFET and diode. This leads to substantial energy loss during the hard-switched turn-on transition of the MOSFET.

When a MOSFET (or other transistor) operates with hard switching, and when substantial inductance is present in series with the MOSFET, then significant ringing is observed in the





Fig. 23.5 Hard switching of a MOSFET in a conventional buck converter: (a) schematic, (b) MOSFET voltage and current waveforms

MOSFET voltage waveform. A resonant circuit, composed of the MOSFET output capacitance and the series inductance, is excited when the MOSFET turns off, and the resulting ringing voltage can be of large enough magnitude to lead to breakdown and failure of the MOSFET. A common example is the MOSFET of the flyback converter, in which series inductance is introduced by the transformer leakage inductance. An R - C snubber circuit, similar to that used for the diode in Fig. 23.3, can be used to protect the MOSFET from damage caused by excessive applied voltage. Another common snubber circuit is illustrated in Fig. 23.6. When the MOSFET turns off, the current flowing in the transformer leakage inductance L_ℓ begins to flow into the MOSFET capacitance C_{ds} . These parasitic elements then ring, and the peak transistor voltage can significantly exceed the ideal value of $(D/D')V_g$.

One simple way to design the snubber circuit of Fig. 23.6 is to choose the capacitance C_s to be large, so that $v_s(t) \approx V_s$ contains negligible switching ripple. The resistance R_s is then chosen so that the power consumption of R_s at the desired voltage V_s is equal to the switching loss caused by L_ℓ :

$$\frac{V_s^2}{R_s} \approx \frac{1}{2} L_\ell^2 f_s \quad (23.3)$$


Fig. 23.6 Insertion of a dissipative voltage-clamped snubber circuit into a flyback converter. The MOSFET voltage is clamped to a peak value of $(V_g + V_s)$



The current i is equal to the current flowing in the transformer primary just before the MOSFET is turned off. This approximate expression is useful for obtaining a first estimate of how to choose R_s to obtain a given desired V_s .

Zero-current switching does not affect the switching loss that arises from the MOSFET output capacitance, and it may or may not influence the loss induced by diode reverse recovery. In consequence, zero-current switching is of little or no help in improving the efficiency of converters that employ MOSFETs.

Fig. 23.7 Zero-voltage switching of a MOSFET, ZVS quasi-square wave buck converter example. The MOSFET, its body diode, and its output capacitance C_{ds} are illustrated. (a) Schematic, (b) MOSFET voltage and current waveforms



Zero-voltage switching can prevent both diode reverse recovery and semiconductor output capacitances from inducing switching loss in MOSFETs. An example is illustrated in Fig. 23.7. This circuit is again a zero-voltage switching quasi-square wave example, discussed in Sect. 23.3.3. The converter circuit naturally discharges the energy stored in C_{ds} , before the MOSFET is switched on. When the drain-to-source voltage $v(t)$ passes through zero, the MOSFET body diode becomes forward-biased. The MOSFET can then be turned on at zero voltage, without incurring turn-on switching loss. The MOSFET turn-on transition must be completed before the tank inductor current $i_r(t)$ becomes positive. The MOSFET turn-off transition is also lossless, and is similar to the hard-switched case discussed above.

Zero-voltage switching of a MOSFET also causes its body diode to operate with zero-voltage switching. This can eliminate the switching loss associated with reverse recovery of the slow body diode, and improve the reliability of circuits that forward-bias this diode.

Zero-voltage switching can also eliminate the overvoltage problems associated with transformer leakage inductances, removing the need for voltage-clamped snubber circuits such as in Fig. 23.6. An example is discussed in Sect. 23.4.2.

23.1.3 IGBT Switching

Like the MOSFET, the IGBT typically encounters substantial switching loss during its turn-on transition, induced by the reverse-recovery process of diodes within the converter. In addition, the IGBT exhibits significant switching loss during its turn-off transition, caused by the current tailing phenomenon (see Chap. 4).

Zero-voltage switching has been successfully applied to IGBT circuits—an example is the auxiliary resonant commutation circuit discussed in Sect. 23.4.3. This has the principal advantage of eliminating the switching loss caused by diode reverse recovery. Although zero-voltage switching can reduce the loss incurred during the turn-off transition, it is difficult to eliminate the substantial loss caused by current tailing.

23.2 The Zero-Current Switching Quasi-Resonant Switch Cell

Figure 23.8a illustrates a generic buck converter, consisting of a switch cell cascaded by an $L-C$ low-pass filter. When the switch cell is realized as in Fig. 23.8b, then a conventional PWM buck converter is obtained. Figures 23.8b,c illustrate two other possible realizations of the switch cell: the half-wave and full-wave zero-current-switching quasi-resonant switches [331, 332]. In these switch cells, a resonant tank capacitor C_r is placed in parallel with diode D_2 , while resonant tank capacitor L_r is placed in series with the active transistor element.

Both resonant switch cells require a two-quadrant SPST switch. In the half-wave switch cell of Fig. 23.8c, diode D_1 is added in series with transistor Q_1 . This causes the Q_1-D_1 SPST switch to turn off at the first zero crossing of the tank inductor current $i_1(t)$. In the full-wave switch cell of Fig. 23.8d, antiparallel diode D_1 allows bidirectional flow of the tank inductor current $i_1(t)$. With this switch network, the Q_1-D_1 SPST switch is normally turned off at the second zero crossing of the $i_1(t)$ waveform. In either switch cell, the L_r and C_r elements are relatively small in value, such that their resonant frequency f_0 is greater than the switching frequency f_s , where

$$f_0 = \frac{1}{2\pi\sqrt{L_r C_r}} = \frac{\omega_0}{2\pi} \quad (23.4)$$




Fig. 23.8 Implementation of the switch cell in a buck converter: (a) buck converter, with arbitrary switch cell; (b) PWM switch cell; (c) half-wave ZCS quasi-resonant switch cell; (d) full-wave ZCS quasi-resonant switch cell

In the analysis which follows, it is assumed that the converter filter element values L and C have negligible switching ripple. Hence, the switch cell terminal waveforms $v_1(t)$ and $i_2(t)$ are well-approximated by their average values:

$$\begin{aligned} i_2(t) &\approx \langle i_2(t) \rangle_{T_s} \\ v_1(t) &\approx \langle v_1(t) \rangle_{T_s} \end{aligned} \quad (23.5)$$

with the average defined as in Eq. (7.3). In steady-state, we can further approximate $v_1(t)$ and $i_2(t)$ by their dc components V_1 and I_2 :

$$\begin{aligned} i_2(t) &\approx I_2 \\ v_1(t) &\approx V_1 \end{aligned} \quad (23.6)$$

Thus, the small-ripple approximation is employed for the converter filter elements, as usual.




Fig. 23.9 The half-wave ZCS quasi-resonant switch cell, driven by the terminal quantities $\langle v_1(t) \rangle_{T_s}$ and $\langle i_2(t) \rangle_{T_s}$

To understand the operation of the half-wave ZCS quasi-resonant switch cell, we can solve the simplified circuit illustrated in Fig. 23.9. In accordance with the averaged switch modeling approach of Sects. 14.1 and 15.2, it is desired to determine the average terminal waveforms $\langle v_2(t) \rangle_{T_s}$ and $\langle i_1(t) \rangle_{T_s}$, as functions of the applied quantities $\langle v_1(t) \rangle_{T_s}$ and $\langle i_2(t) \rangle_{T_s}$. The switch conversion ratio μ is then given by

$$\mu = \frac{\langle v_2(t) \rangle_{T_s}}{\langle v_{1r}(t) \rangle_{T_s}} = \frac{\langle i_1(t) \rangle_{T_s}}{\langle i_{2r}(t) \rangle_{T_s}} \quad (23.7)$$


In steady state, we can write

$$\mu = \frac{V_2}{V_1} = \frac{I_1}{I_2} \quad (23.8)$$

The steady-state analysis of this section employs Eq. (23.8) to determine μ .

23.2.1 Waveforms of the Half-Wave ZCS Quasi-Resonant Switch Cell

Typical waveforms of the half-wave cell of Fig. 23.9 are illustrated in Fig. 23.10. Each switching period consists of four subintervals as shown, having angular lengths α, β, δ , and ξ . The



switching period begins when the controller turns on transistor Q_1 . The initial values of the tank inductor current $i_1(t)$ and tank capacitor voltage $v_2(t)$ are zero. During subinterval 1, all three semiconductor devices conduct. Diode D_2 is forward-biased because $i_1(t)$ is less than I_2 . In consequence, during subinterval 1 the switch cell reduces to the circuit of Fig. 23.11.

The slope of the inductor current is given by

$$\frac{di_1(t)}{dt} = \frac{V_1}{L_r} \quad (23.9)$$

with the initial condition $i_1(0) = 0$. The solution is

$$i_1(t) = \frac{V_1}{L_r} t = \omega_0 t \frac{V_1}{R_0} \quad (23.10)$$

where the tank characteristic impedance R_0 is defined as

$$R_0 = \sqrt{\frac{L_r}{C_r}} \quad (23.11)$$

It is convenient to express the waveforms in terms of the angle $\theta = \omega_0 t$, instead of time t . At the end of subinterval 1, $\omega_0 t = \alpha$. The subinterval ends when diode D_2 becomes reverse-biased. Since the diode D_2 current is equal to $I_2 - i_1(t)$, this occurs when $i_1(t) = I_2$. Hence, we can write

Fig. 23.11 Circuit of the switch network during subinterval 1





Fig. 23.12 Circuit of the switch network during subinterval 2



$$i_1(\alpha) = \alpha \frac{V_1}{R_0} = I_2 \quad (23.12)$$

Solution for α yields

$$\alpha = \frac{I_2 R_0}{V_1} \quad (23.13)$$

During subinterval 2, transistor Q_1 and diode D_1 conduct, while diode D_2 is reverse-biased. The switch network then becomes the circuit illustrated in Fig. 23.12. The resonant L_r-C_r tank network is excited by the constant sources V_1 and I_2 . The network equations are

$$\begin{aligned} L_r \frac{di_1(\omega_0 t)}{dt} &= V_1 - v_2(\omega_0 t) \\ C_r \frac{dv_2(\omega_0 t)}{dt} &= i_1(\omega_0 t) - I_2 \end{aligned} \quad (23.14)$$

with the initial conditions

$$\begin{aligned} v_2(\alpha) &= 0 \\ i_1(\alpha) &= I_2 \end{aligned} \quad (23.15)$$

The solution is

$$\begin{aligned} i_1(\omega_0 t) &= I_2 + \frac{V_1}{R_0} \sin(\omega_0 t - \alpha) \\ v_2(\omega_0 t) &= V_1(1 - \cos(\omega_0 t - \alpha)) \end{aligned} \quad (23.16)$$

The tank inductor current rises to a peak value given by

$$I_{1pk} = I_2 + \frac{V_1}{R_0} \quad (23.17)$$

The subinterval ends at the first zero crossing of $i_1(t)$. If we denote the angular length of the subinterval as β , then we can write

$$i_1(\alpha + \beta) = I_2 + \frac{V_1}{R_0} \sin(\beta) = 0 \quad (23.18)$$

Solution for $\sin(\beta)$ yields

$$\sin(\beta) = -\frac{I_2 R_0}{V_1} \quad (23.19)$$

Care must be employed when solving Eq. (23.19) for the angle β . It can be observed from Fig. 23.10 that the angle β is greater than π . The correct branch of the arcsine function must be selected, as follows:

$$\beta = \pi + \sin^{-1} \left(\frac{I_2 R_0}{V_1} \right) \quad (23.20)$$

where

$$-\frac{\pi}{2} < \sin^{-1}(x) \leq \frac{\pi}{2}$$

Note that the inequality

$$I_2 < \frac{V_1}{R_0} \quad (23.21)$$

must be satisfied; otherwise, there is no solution to Eq. (23.19). At excessive load currents, where Eq. (23.21) is not satisfied, the tank inductor current never reaches zero, and the transistor does not switch off at zero current.

The tank capacitor voltage at the end of subinterval 2 is found by evaluation of Eq. (23.16) at $\omega_0 t = (\alpha + \beta)$. The $\cos(\beta)$ term can be expressed as

$$\cos(\beta) = -\sqrt{1 - \sin^2(\beta)} = -\sqrt{1 - \left(\frac{I_2 R_0}{V_1} \right)^2} \quad (23.22)$$

Substitution of Eq. (23.22) into Eq. (23.16) leads to

$$v_2(\alpha + \beta) = V_{c1} = V_1 \left(1 + \sqrt{1 - \left(\frac{I_2 R_0}{V_1} \right)^2} \right) \quad (23.23)$$

At the end of subinterval 2, diode D_1 becomes reverse-biased. Transistor Q_1 can then be switched off at zero current.

During subinterval 3, all semiconductor devices are off, and the switch cell reduces to the circuit of Fig. 23.13. The tank capacitor C_r is discharged by the filter inductor current I_2 . Hence, the tank capacitor voltage v_2 decreases linearly to zero. The circuit equations are

$$C_r \frac{dv_2(\omega_0 t)}{dt} = -I_2 \quad (23.24)$$

$$v_2(\alpha + \beta) = V_{c1}$$

The solution is


$$v_2(\omega_0 t) = V_{c1} - I_2 R_0 (\omega_0 t - \alpha - \beta) \quad (23.25)$$

Subinterval 3 ends when the tank capacitor voltage reaches zero. Diode D_2 then becomes forward-biased. Hence, we can write

$$v_2(\alpha + \beta + \delta) = V_{c1} - I_2 R_0 \delta = 0 \quad (23.26)$$

where δ is the angular length of subinterval 3. Solution for δ yields

Fig. 23.13 Circuit of the switch network during subinterval 3



$$\delta = \frac{V_{c1}}{I_2 R_0} = \frac{V_1}{I_2 R_0} \left(1 - \sqrt{1 - \left(\frac{I_2 R_0}{V_1} \right)^2} \right) \quad (23.27)$$

Subinterval 4, of angular length ξ , is identical to the diode conduction subinterval of the conventional PWM switch network. Diode D_2 conducts the filter inductor current I_2 , and the tank capacitor voltage v_2 is equal to zero. Transistor Q_1 is off, and the input current i_1 is equal to zero.

The angular length of the switching period is

$$\omega_0 T_s = \alpha + \beta + \delta + \xi = \frac{2\pi f_0}{f_s} = \frac{2\pi}{F} \quad (23.28)$$

where

$$F = \frac{f_s}{f_0} \quad (23.29)$$

Quasi-resonant switch networks are usually controlled by variation of the switching frequency f_s or, in normalized terms, by variation of F . Note that the interval lengths α, β , and δ are determined by the response of the tank network. Hence, control of the switching frequency is equivalent to control of the fourth subinterval length ξ . The subinterval length ξ must be positive, and hence, the minimum switching period is limited as follows:

$$\omega_0 T_s \geq \alpha + \beta + \delta \quad (23.30)$$

Substitution of Eqs. (23.13), (23.20), and (23.27) into Eq. (23.30) yields

$$\frac{2\pi}{F} \geq \frac{I_2 R_0}{V_1} + \pi + \sin^{-1} \left(\frac{I_2 R_0}{V_1} \right) + \frac{V_1}{I_2 R_0} \left(1 - \sqrt{1 - \left(\frac{I_2 R_0}{V_1} \right)^2} \right) \quad (23.31)$$

This expression limits the maximum switching frequency, or maximum F , of the half-wave ZCS quasi-resonant switch cell.


23.2.2 The Average Terminal Waveforms

It is now desired to solve for the power processing function performed by the switch network. The switch conversion ratio μ is a generalization of the duty cycle d . It expresses how a resonant switch network controls the average voltages and currents of a converter. In our buck converter example, we can define μ as the ratio of $\langle v_2(t) \rangle_{T_s}$ to $\langle v_1(t) \rangle_{T_s}$, or equivalently, the ratio of $\langle i_1(t) \rangle_{T_s}$ to $\langle i_2(t) \rangle_{T_s}$. In a hard-switched PWM network, this ratio is equal to the duty cycle d . Hence, analytical results derived for hard-switched PWM converters can be adapted to quasi-resonant converters, simply by replacing d with μ . In this section, we derive an expression for μ , by averaging the terminal waveforms of the switch network.

The switch input current waveform $i_1(t)$ of Fig. 23.10 is reproduced in Fig. 23.14. The average switch input current is given by

$$\langle i_1(t) \rangle_{T_s} = \frac{1}{T_s} \int_t^{t+T_s} i_1(t) dt = \frac{q_1 + q_2}{T_s} \quad (23.32)$$

Fig. 23.14 Input current waveform $i_1(t)$, and the areas q_1 and q_2 during subintervals 1 and 2, respectively



The charge quantities q_1 and q_2 are the areas under the $i_1(t)$ waveform during the first and second subintervals, respectively. The charge q_1 is given by the triangle area formula

$$q_1 = \int_0^{\frac{\alpha}{\omega_0}} i_1(t) dt = \frac{1}{2} \left(\frac{\alpha}{\omega_0} \right) (I_2) \quad (23.33)$$

The time α/ω_0 is the length of subinterval 1. The charge q_2 is

$$q_2 = \int_{\frac{\alpha}{\omega_0}}^{\frac{\alpha+\beta}{\omega_0}} i_1(t) dt \quad (23.34)$$

According to Fig. 23.12, during subinterval 2 the current $i_1(t)$ can be related to the tank capacitor current $i_C(t)$ and the switch output current I_2 by the node equation

$$i_1(t) = i_C(t) + I_2 \quad (23.35)$$

Substitution of Eq. (23.35) into Eq. (23.34) leads to

$$q_2 = \int_{\frac{\alpha}{\omega_0}}^{\frac{\alpha+\beta}{\omega_0}} i_C(t) dt + \int_{\frac{\alpha}{\omega_0}}^{\frac{\alpha+\beta}{\omega_0}} I_2 dt \quad (23.36)$$

Both integrals in Eq. (23.36) can easily be evaluated, as follows. Since the second term involves the integral of the constant current I_2 , this term is

$$\int_{\frac{\alpha}{\omega_0}}^{\frac{\alpha+\beta}{\omega_0}} I_2 dt = I_2 \frac{\beta}{\omega_0} \quad (23.37)$$

The first term in Eq. (23.36) involves the integral of the capacitor current over subinterval 2. Hence, this term is equal to the change in capacitor charge over the second subinterval:

$$\int_{\frac{\alpha}{\omega_0}}^{\frac{\alpha+\beta}{\omega_0}} i_C(t) dt = C \left(v_2 \left(\frac{\alpha + \beta}{\omega_0} \right) - v_2 \left(\frac{\alpha}{\omega_0} \right) \right) \quad (23.38)$$

(recall that $\Delta q = C\Delta v$ in a capacitor). During the second subinterval, the tank capacitor voltage is initially zero, and has a final value of V_{c1} . Hence, Eq. (23.38) reduces to

$$\int_{\frac{\alpha}{\omega_0}}^{\frac{\alpha+\beta}{\omega_0}} i_C(t) dt = C (V_{c1} - 0) = CV_{c1} \quad (23.39)$$

Substitution of Eqs. (23.37) and (23.39) into Eq. (23.36) leads to the following expression for q_2 :

$$q_2 = CV_{c1} + I_2 \frac{\beta}{\omega_0} \quad (23.40)$$

Equations (23.33) and (23.40) can now be inserted into Eq. (23.32), to obtain the following expression for the switch input current:

$$\langle i_1(t) \rangle_{T_s} = \frac{\alpha I_2}{2\omega_0 T_s} + \frac{CV_{c1}}{T_s} + \frac{\beta I_2}{\omega_0 T_s} \quad (23.41)$$

Substitution of Eq. (23.41) into (23.8) leads to the following expression for the switch conversion ratio:

$$\mu = \frac{\langle i_1(t) \rangle_{T_s}}{I_2} = \frac{\alpha}{2\omega_0 T_s} + \frac{CV_{c1}}{I_2 T_s} + \frac{\beta}{\omega_0 T_s} \quad (23.42)$$

Finally, the quantities α, β , and V_{c1} can be eliminated, using Eqs. (23.13), (23.20), (23.23). The result is

$$\mu = F \frac{1}{2\pi} \left[\frac{1}{2} J_s + \pi + \sin^{-1}(J_s) + \frac{1}{J_s} \left(1 + \sqrt{1 - J_s^2} \right) \right] \quad (23.43)$$

where

$$J_s = \frac{I_2 R_0}{V_1} \quad (23.44)$$

Equation (23.43) is of the form

$$\mu = FP_{\frac{1}{2}}(J_s) \quad (23.45)$$

where

$$P_{\frac{1}{2}}(J_s) = \frac{1}{2\pi} \left[\frac{1}{2} J_s + \pi + \sin^{-1}(J_s) + \frac{1}{J_s} \left(1 + \sqrt{1 - J_s^2} \right) \right] \quad (23.46)$$

Thus, the switch conversion ratio μ is directly controllable by variation of the switching frequency, through F . The switch conversion ratio is also a function of the applied terminal voltage V_1 and current I_2 , via J_s . The function $P_{\frac{1}{2}}(J_s)$ is sketched in Fig. 23.15. The switch conversion ratio μ is sketched in Fig. 23.16, for various values of F and J_s . These characteristics are similar in shape to the function $P(J_s)$, and are simply scaled by the factor F . It can be seen that the conversion ratio μ is a strong function of the current I_2 , via J_s . The characteristics end at $J_s = 1$; according to Eq. (23.31), the zero-current switching property is lost when $J_s > 1$. The characteristics also end at the maximum switching-frequency limit given by Eq. (23.31). This expression can be simplified by use of Eq. (23.43), to express the limit in terms of μ as follows:

$$\mu \leq 1 - \frac{J_s F}{4\pi} \quad (23.47)$$

The switch conversion ratio μ is thus limited to a value slightly less than 1.

The averaged waveforms of converters containing half-wave ZCS quasi-resonant switches can now be determined. The results of the analysis of PWM converters operating in the continu-




Fig. 23.15 The function $P_{\frac{1}{2}}(J_s)$

ous conduction mode can be directly adapted to the related quasi-resonant converters, simply by replacing the duty cycle d with the switch conversion ratio μ . For the buck converter example, the conversion ratio is

$$M = \frac{V}{V_g} = \mu \quad (23.48)$$

This result could also be derived by use of the principle of inductor volt-second balance. The average voltage across the filter inductor is $(\mu V_g - V)$. Upon equating this voltage to zero, we obtain Eq. (23.48).

In the buck converter, I_2 is equal to the load current I , while V_1 is equal to the converter input voltage V_g . Hence, the quantity J_s is

$$J_s = \frac{IR_0}{V_g} \quad (23.49)$$

Zero-current switching occurs for

$$I \leq \frac{V_g}{R_0} \quad (23.50)$$

The output voltage can vary over the range

$$0 \leq V \leq V_g - \frac{FIR_0}{4\pi} \quad (23.51)$$

which nearly coincides with the PWM output voltage range $0 \leq V \leq V_g$.




Fig. 23.16 Characteristics of the half-wave ZCS quasi-resonant switch




Fig. 23.17 Boost converter containing a half-wave ZCS quasi-resonant switch

A boost converter employing a half-wave ZCS quasi-resonant switch is illustrated in Fig. 23.17. The conversion ratio of the boost converter is given by

$$M = \frac{V}{V_g} = \frac{1}{1 - \mu} \quad (23.52)$$

The half-wave switch conversion ratio μ is again given by Eqs. (23.44) to (23.46). For the boost converter, the applied switch voltage V_1 is equal to the output voltage V , while the applied switch current I_2 is equal to the filter inductor current, or I_g . Hence, the quantity J_s is

$$J_s = \frac{I_2 R_0}{V_1} = \frac{I_g R_0}{V} \quad (23.53)$$




Fig. 23.18 Tank inductor current and capacitor voltage waveforms, for the full-wave ZCS quasi-resonant switch cell of Fig. 23.8d

Also, the input current I_g of the boost converter is related to the load current I according to

$$I_g = \frac{I}{1 - \mu} \quad (23.54)$$

Equations (23.52) to (23.54), in conjunction with Eqs. (23.44) to (23.46), describe the averaged waveforms of the half-wave quasi-resonant ZCS boost converter.

23.2.3 The Full-Wave ZCS Quasi-Resonant Switch Cell

The full-wave ZCS quasi-resonant switch cell is illustrated in Fig. 23.8d. It differs from the half-wave cell in that elements D_1 and Q_1 are connected in antiparallel, to form a current-bidirectional two-quadrant switch. Typical tank inductor current and tank capacitor voltage waveforms are illustrated in Fig. 23.18. These waveforms are similar to those of the half-wave case, except that the Q_1/D_1 switch interrupts the tank inductor current $i_1(t)$ at its second zero crossing. While $i_1(t)$ is negative, diode D_1 conducts, and transistor Q_1 can be turned off at zero current.

The analysis is nearly the same as for the half-wave case, with the exception of subinterval 2. The subinterval 2 angular length β and final voltage V_{c1} can be shown to be

$$\beta = \begin{cases} \pi + \sin^{-1}(J_s) & \text{(half wave)} \\ 2\pi - \sin^{-1}(J_s) & \text{(full wave)} \end{cases} \quad (23.55)$$

$$V_{c1} = \begin{cases} V_1 \left(1 + \sqrt{1 - J_s^2} \right) & \text{(half wave)} \\ V_1 \left(1 - \sqrt{1 - J_s^2} \right) & \text{(full wave)} \end{cases} \quad (23.56)$$

In either case, the switch conversion ratio μ is given by Eq. (23.42). For the full-wave switch, one obtains

$$\mu = FP_1(J_s) \quad (23.57)$$

where $P_1(J_s)$ is given by

$$P_1(J_s) = \frac{1}{2\pi} \left[\frac{1}{2} J_s + 2\pi - \sin^{-1}(J_s) + \frac{1}{J_s} \left(1 - \sqrt{1 - J_s^2} \right) \right] \quad (23.58)$$

In the full-wave case, $P_1(J_s)$ is essentially independent of J_s :

$$P_1(J_s) \approx 1 \quad (23.59)$$


The worst-case deviation of $P_1(J_s)$ from 1 occurs as J_s tends to 1, where $P_1(J_s)$ tends to 0.96. So $P_1(J_s)$ lies within 4% of unity for $0 < J_s < 1$. Hence, for the full-wave case, it is a good approximation to express the switch conversion ratio as

$$\mu \approx F = \frac{f_s}{f_0} \quad (23.60)$$

The full-wave quasi-resonant switch therefore exhibits voltage-source output characteristics, controllable by F . Equations describing the average waveforms of CCM PWM converters can be adapted to apply to full-wave ZCS quasi-resonant converters, simply by replacing the duty cycle d with the normalized switching frequency F . The conversion ratios of full-wave quasi-resonant converters exhibit negligible dependence on the load current.

The variation of the switch conversion ratio μ with F and J_s is plotted in Fig. 23.19. For a typical voltage regulator application, the range of switching-frequency variations is much smaller in the full wave mode than in the half-wave mode, because μ does not depend on the load current. Variations in the load current do not induce the controller to significantly change the switching frequency.


Fig. 23.19 Characteristics of the full-wave ZCS quasi-resonant switch



23.3 Resonant Switch Topologies

So far, we have considered the zero-current-switching quasi-resonant switch cell, illustrated in Fig. 23.20. The ideal SPST switch is realized using a voltage-bidirectional or current-bidirectional two-quadrant switch, to obtain half-wave or full-wave ZCS quasi-resonant switch networks, respectively.

Fig. 23.20 Basic ZCS quasi-resonant switch cell



The resonant elements L_r and C_r can be moved to several different positions in the converter, without altering the basic switch properties. For example, Fig. 23.21 illustrates connection of the resonant tank capacitor C_r between the cathode of diode D_2 , and the converter output or input terminals. Although this may change the dc component of the tank capacitor voltage, the ac components of the tank capacitor voltage waveform are unchanged. Also, the terminal voltage waveform $v_2(t)$ is unchanged. The voltages $v_g(t)$ and $v(t)$ contain negligible high-frequency ac components, and hence the converter input and output terminal potentials can be considered to be at high-frequency ac ground.

A test to determine the topology of a resonant switch network is to replace all low-frequency filter inductors with open circuits, and to replace all dc sources and low-frequency filter capacitors with short circuits [343]. The elements of the resonant switch cell remain. In the case of the zero-current-switching quasi-resonant switch, the network of Fig. 23.22 is always obtained.

It can be seen from Fig. 23.22 that diode D_2 switches on and off at the zero crossings of the tank capacitor voltage $v_2(t)$, while the switch elements Q_1 and D_1 switch at the zero crossings of the tank inductor current $i_1(t)$. Zero-voltage switching of diode D_2 is highly advantageous, because it essentially eliminates the switching loss caused by the recovered charge and output capacitance of diode D_2 . Zero-current switching of Q_1 and D_1 can be used to advantage when Q_1 is realized by an SCR or IGBT. However, in high-frequency converters employing MOSFETs, zero-current switching of Q_1 and D_1 is generally a poor choice. Significant switching loss due to the output capacitances of Q_1 and D_1 may be observed. In addition, in the full-wave case, the recovered charge of diode D_1 leads to significant ringing and switching loss at the end of subinterval 2 [333].

The ZCS quasi-resonant switch exhibits increased conduction loss, relative to an equivalent PWM switch, because the peak transistor current is increased. The peak transistor current is given by Eq. (23.17); since $J_s \leq 1$, the peak current is $I_{1pk} \geq 2I_2$. In addition, the full-wave ZCS switch exhibits poor efficiency at light load, owing to the conduction loss caused by circulating tank currents. The half-wave ZCS switch exhibits additional conduction loss due to the added





Fig. 23.21 Connection of the tank capacitor of the ZCS quasi-resonant cell to other points at ac ground: (a) connection to the dc output, (b) connection to the dc input. In each case, the ac components of the waveforms are unchanged

Fig. 23.22 Elimination of converter low-frequency elements causes the ZCS quasi-resonant switch cell to reduce to this network



forward voltage drop of diode D_1 . The peak transistor voltage is V_1 , which is identical to the PWM case.

23.3.1 The Zero-Voltage-Switching Quasi-Resonant Switch

The resonant switch network illustrated in Fig. 23.23 is the dual of the network of Fig. 23.22. This network is known as the zero-voltage-switching quasi-resonant switch [334]. Since the tank capacitor C_r appears in parallel with the SPST switch, the elements Q_1 and D_1 used to

realize the SPST switch turn on and off at zero voltage. The tank inductor L_r is effectively in series with diode D_2 , and hence diode D_2 switches at zero current. Converters containing ZVS quasi-resonant switches can be realized in a number of ways. The only requirement is that, when the low-frequency filter inductors, filter capacitors, and sources are replaced by open-or short circuits as described above, then the high-frequency switch network of Fig. 23.23 should remain.

For example, a zero-voltage-switching quasi-resonant buck converter is illustrated in Fig. 23.24a. Typical tank capacitor voltage and tank inductor current waveforms are given in Fig. 23.24b. A current-bidirectional realization of the two-quadrant SPST switch is shown; this causes the ZVS quasi-resonant switch to operate in the half-wave mode. Use of a voltage-bidirectional two-quadrant SPST switch allows full-wave operation.

By analysis similar to that of Sect. 23.2, it can be shown that the switch conversion ratio μ of the half-wave ZVS quasi-resonant switch is

$$\mu = 1 - FP_{\frac{1}{2}} \left(\frac{1}{J_s} \right) \quad (23.61)$$

The function $P_{\frac{1}{2}}(J_s)$ is again given by Eq. (23.46), and the quantity J_s is defined in Eq. (23.44). For the full-wave ZVS quasi-resonant switch, one obtains

$$\mu = 1 - FP_1 \left(\frac{1}{J_s} \right) \quad (23.62)$$

where $P_1(J_s)$ is given by Eq. (23.58). The condition for zero-voltage switching is

$$J_s \geq 1 \quad (23.63)$$

Thus, the zero-voltage switching property is lost at light load. The peak transistor voltage is given by

$$\text{peak transistor voltage } V_{cr,pk} = (1 + J_s)V_1 \quad (23.64)$$

This equation predicts that load current variations can lead to large voltage stress on transistor Q_1 . For example, if it is desired to obtain zero-voltage switching over a 5:1 range of load current variations, then J_s should vary between 1 and 5. According to Eq. (23.64), the peak transistor voltage then varies between two times and six times the applied voltage V_1 . The maximum transistor current is equal to the applied current I_2 . Although the maximum transistor current in the ZVS quasi-resonant switch is identical to that of the PWM switch, the peak transistor blocking voltage is substantially increased. This leads to increased conduction loss, because transistor on-resistance increases rapidly with rated blocking voltage.




Fig. 23.23 Elimination of converter low-frequency elements reduces the ZVS quasi-resonant switch cell to this network




Fig. 23.24 A ZVS quasi-resonant buck converter: (a) circuit, (b) tank waveforms

23.3.2 The Zero-Voltage-Switching Multiresonant Switch

The resonant switch network of Fig. 23.25 contains tank capacitor C_d in parallel with diode D_2 , as in the ZCS switch network of Fig. 23.22. In addition, it contains tank capacitor C_s in parallel with the SPST switch, as in the ZVS switch network of Fig. 23.23. In consequence, all semiconductor elements switch at zero voltage. This three-element resonant switch network is known as the zero-voltage-switching multiresonant switch (ZVS MRS). Since no semiconductor output capacitances or diode recovered charges lead to ringing or switching loss, the ZVS MRS exhibits very low switching loss. For the same reason, generation of electromagnetic interference is reduced.

A half-wave ZVS MRS realization of the buck converter is illustrated in Fig. 23.26. In a typical design that must operate over a 5:1 load range and with $0.4 \leq \mu \leq 0.6$, the designer might choose a maximum F of 1.0, a maximum J of 1.4, and $C_d/C_s = 3$, where these quantities are defined as follows:

Fig. 23.25 Elimination of converter low-frequency elements reduces the ZVS multiresonant switch cell to this network





Fig. 23.26 Half-wave ZVS multiresonant buck converter

$$\begin{aligned} f_0 &= \frac{1}{2\pi\sqrt{LC_t}} R_0 = \sqrt{\frac{L}{C_t}} \\ F &= \frac{f_s}{f_0} \quad J = \frac{I_2 R_0}{V_1} \end{aligned} \quad (23.65)$$

As usual, the conversion ratio is defined as $\mu = V_2/V_1$. The resulting peak transistor voltage for this typical design is approximately $2.8 V_1$, while the peak transistor current is $2I_2$. Hence, conduction losses are higher than in an equivalent PWM switch. The range of switch conversion ratios μ is a function of the capacitor ratio C_d/C_s ; in a good design, values of μ ranging from nearly one to nearly zero can be obtained, with a wide range of dc load currents and while maintaining zero-voltage switching.

Analysis and design charts for the ZVS MRS are given in [335–338]. Results for the typical choice $C_d = 3C_s$ are plotted in Fig. 23.27. These plots illustrate how the switch conversion ratio μ varies as a function of load current and switching frequency. Figure 23.27a also illustrates the boundary of zero-voltage switching: ZVS is lost for operation outside the dashed lines. Decreasing the ratio of C_d to C_s reduces the area of the ZVS region.

Other resonant converters in which all semiconductor devices operate with zero-voltage switching are known. Examples include some operating modes of the parallel and LCC resonant converters described in Chap. 22, as well as the class-E converters described in [340–342].

23.3.3 Quasi-Square-Wave Resonant Switches

Another basic class of resonant switch networks is the quasi-square wave converters. Both zero-voltage switching and zero-current switching versions are known; the resonant tank networks




Fig. 23.27 Conversion ratio μ for the multiresonant switch with $C_d = 3C_s$: (a) conversion ratio μ vs. normalized current J (solid lines: conversion ratio; dashed lines: boundaries of zero-voltage switching), (b) conversion ratio μ vs. normalized switching frequency F




Fig. 23.28 Elimination of converter low-frequency elements reduces the quasi-resonant switch cells to these networks: (a) ZCS quasi-square-wave network, (b) ZVS quasi-square-wave network




Fig. 23.29 Incorporation of a ZCS quasi-square-wave resonant switch into a buck converter containing an $L-C$ input filter

are illustrated in Fig. 23.28. In the network of Fig. 23.28a, all semiconductor devices are effectively in series with the tank inductor, and hence operate with zero-current switching. In the network of Fig. 23.28b, all semiconductor devices are effectively in parallel with the tank capacitor, and hence operate with zero-voltage switching.

Figure 23.29 illustrates implementation of a zero current switching quasi-square wave resonant switch, in a buck converter with input filter. Elements L_f and C_f are large in value, and constitute a single-section $L-C$ input filter. Elements L_r and C_r form the series resonant tank; these elements are placed in series with input filter capacitor C_f . Since C_r and C_f are connected in series, they can be combined into a single small-value capacitor. In this zero-current switching converter, the peak transistor current is identical to the peak transistor current of an equivalent PWM converter. However, the peak transistor blocking voltage is increased. The ZCS QSW resonant switch exhibits a switch conversion ratio μ that is restricted to the range $0 \leq \mu \leq 0.5$. Analysis of this resonant switch is given in [343, 344].

A buck converter, containing a zero-voltage-switching quasi-square wave (ZVS QSW) resonant switch, is illustrated in Fig. 23.30. Typical waveforms are given in Fig. 23.31. Since the tank inductor L_r and the output filter inductor L are connected in parallel, these two elements can be combined into a single inductor having a small value nearly equal to L_r . Analyses of the ZVS QSW resonant switch are given in [70, 344, 345]. A related full-bridge converter is described in [328]. The ZVS QSW resonant switch is notable because zero-voltage switching is obtained in all semiconductor devices, yet the peak transistor voltage is identical to that of an equivalent PWM switch [343]. However, the peak transistor currents are increased.

Characteristics of the zero-voltage-switching quasi-square wave resonant switch are plotted in Fig. 23.32. The switch conversion ratio $\mu = V_2/V_1$ is plotted as a function of normalized switching frequency F and normalized output current J , where these quantities are defined as




Fig. 23.30 Incorporation of a ZVS quasi-square-wave resonant switch into a buck converter




Fig. 23.31 Waveforms of the ZVS quasi-square-wave resonant switch converter of Fig. 23.30

follows:

$$f_0 = \frac{1}{2\pi\sqrt{L_r C_r}} R_0 = \sqrt{\frac{L_r}{C_r}} \quad (23.66)$$

$$F = \frac{f_s}{f_0} \quad J = \frac{I_2 R_0}{V_1}$$

In addition, the zero-voltage-switching boundary is plotted. It can be seen that the requirement for zero-voltage switching limits the switch conversion ratio μ to the range $0.5 \leq \mu \leq 1$. In consequence, the buck converter of Fig. 23.30 cannot produce output voltages less than $0.5V_g$ without losing the ZVS property. A version which attains $0 \leq \mu \leq 1$, at the expense of increased transistor voltage stress, is described in [346]. In addition, the two-switch version of the ZVS QSW switch can operate with ZVS for $\mu < 0.5$.

A useful variant of the converter of Fig. 23.30 involves replacement of the diode with a synchronous rectifier, as illustrated in Fig. 23.33 [338, 339]. The second transistor introduces an additional degree of freedom in control of the converter, because this transistor can be allowed to conduct longer than the diode would otherwise conduct. This fact can be used to extend the region of zero-voltage switching to conversion ratios approaching zero, and also to operate the converter with constant switching frequency.




Fig. 23.32 Characteristics of the ZVS quasi-square-wave resonant switch network: switch conversion ratio μ , as a function of F and J . Dashed line: ZVS boundary




Fig. 23.33 Quasi-square-wave ZVS buck converter containing a synchronous rectifier

Typical tank element waveforms for the circuit of Fig. 23.33 are illustrated in Fig. 23.34. These waveforms resemble those of the single switch case, Fig. 23.31, except that the tank current is negative while transistor Q_2 conducts. The duty cycle D is defined with respect to the turn-off transitions of transistors Q_1 and Q_2 , as illustrated.

Characteristics of the two-switch QSW-ZVS switch network are plotted in Fig. 23.35, for the case of constant switching frequency at $F = 0.5$. The boundary of zero-voltage switching is also illustrated. Operation at a lower value of F causes the ZVS boundary to be extended to larger values of J , and to values of μ that more closely approach the extreme values $\mu = 0$ and $\mu = 1$.

To the extent that the commutation intervals can be neglected, one would expect that the switch conversion ratio μ is simply equal to the duty cycle D . It can be seen from Fig. 23.35 that this is indeed the case. The characteristics are approximately horizontal lines, nearly independent of load current J .




Fig. 23.34 Waveforms for the two-switch QSW-ZVS converter of Fig. 23.33

Zero-voltage switching quasi-square wave converters exhibit very low switching loss, because all semiconductor elements operate with zero-voltage switching. In the constant-frequency case containing a synchronous rectifier, the converter behavior is nearly the same as for the hard-switched PWM case, since $\mu \approx D$. The major disadvantage is the increased conduction loss, caused by the reversal of the inductor current.

23.4 Soft Switching in PWM Converters

The quasi-square wave approach of the previous section is notable because it attains zero-voltage switching without increasing the peak voltage applied to the transistor. Several related soft-switching approaches have now become popular, which also attain zero-voltage switching without increasing the transistor peak voltage stress. In this section, popular zero-voltage switching versions of the full bridge, forward, and flyback converters, as well as the voltage-source inverter, are briefly discussed.

23.4.1 The Zero-Voltage Transition Full-Bridge Converter

It is possible to obtain soft switching in other types of converters as well. An example is the zero-voltage transition (ZVT) converter based on the full-bridge transformer-isolated buck converter, illustrated in Fig. 23.36 [324–327]. The transistor and diode output capacitances are represented in the figure by capacitances C_{leg} . Commutating inductor L_c is placed in series with the transformer; the net inductance L_c includes both transformer leakage inductance and the inductance of an additional discrete element. This inductor causes the full-bridge switch network to drive an effective inductive load, and results in zero-voltage switching of the primary-side semiconductor devices. Although the waveforms are not sinusoidal, it can nonetheless be said that the switch network output current $i_c(t)$ lags the voltage $v_s(t)$, because the zero crossings of $i_c(t)$ occur after the ZVS switching transitions are completed.

The output voltage is controlled via phase control. As illustrated in Fig. 23.37, both halves of the bridge switch network operate with a 50% duty cycle, and the phase difference between the half-bridge switch networks is controlled. The idealized waveforms of Fig. 23.37 neglect




Fig. 23.35 Conversion ratio μ , as a function of duty cycle D and normalized load current J , for the two-switch QSW-ZVS converter illustrated in Fig. 23.33. Curves are plotted for constant-frequency control with $F = 0.5$. The dashed line is the zero-voltage switching boundary

the switching transitions, and the subinterval numbers correspond to those of the more detailed Fig. 23.38. The phase-shift variable ϕ lies in the range $0 \leq \phi \leq 1$, and assumes the role of the duty cycle d in this converter. The quantity ϕ is defined as

$$\phi = \frac{(t_1 - t_0)}{\left(\frac{T_s}{2}\right)} \quad (23.67)$$

By volt-second balance on the secondary-side filter inductor, the conversion ratio $M(\phi)$ is expressed as

$$M(\phi) = \frac{V}{V_g} = n\phi \quad (23.68)$$

This expression neglects the lengths of the switching transitions.




Fig. 23.36 Zero-voltage transition converter, based on the full-bridge isolated buck converter




Fig. 23.37 Phase-shift control of the ZVT full-bridge converter. Switching transitions are neglected in this figure, and subinterval numbering follows Fig. 23.38

Although the circuit appears symmetrical, the phase-shift control scheme introduces an asymmetry that causes the two half-bridge switch networks to behave quite differently during the switching transitions. During subintervals 4 and 10, energy is actively transmitted from the source V_g through the switches and transformer. These subintervals are initiated by the switching of the half-bridge network composed of the elements Q_1 , D_1 , Q_2 , and D_2 , called the “passive-to-active” (P-A) transition [326]. Subintervals 4 and 10 are terminated by the switching of the half-bridge network comprised by the elements Q_3 , D_3 , Q_4 , and D_4 , called the “active-to-passive” (A-P) transition.

The turn-on and turn-off switching processes of this converter are similar to the zero-voltage-switching turn-off process described in the previous section. Detailed primary-side waveforms are illustrated in Fig. 23.38. During subinterval 0, Q_2 and D_4 conduct. If the transformer magnetizing current i_M is negligible, then the commutating inductor current is given by $i_c(t_0) = -nI$, where I is the load current. The passive-to-active transition is initiated when transistor Q_2 is turned off. The negative i_c then causes capacitors C_{leg1} and C_{leg2} to charge, increasing $v_2(t)$. During subinterval 1, L_c , C_{leg1} , and C_{leg2} form a resonant network that rings with approximately sinusoidal waveforms. If sufficient energy was initially stored in L_c , then $v_2(t)$ eventually reaches V_g , terminating subinterval 1. Diode D_1 then clamps $v_2(t)$ to V_g during subinterval 2. Transistor

Q_1 is turned on at zero voltage during subinterval 2; in practice, this is implemented by insertion of a small delay between the switching transitions of transistors Q_2 and Q_1 .

If L_c does not initially store sufficient energy to charge the total capacitance ($C_{leg1} + C_{leg2}$) from $v_2 = 0$ to $v_2 = V_g$ during subinterval 1, then $v_2(t)$ will never reach V_g . Switching loss will then occur when transistor Q_1 is turned on. This situation typically occurs at light load, where I is small. Sometimes, the design engineer may choose to simply accept this power loss; after all, other losses such as conduction loss are small at light load. An alternative is to modify the circuit to increase the energy stored in L_c at $t = t_0$ under light load conditions. One way to accomplish this is to increase the transformer magnetizing current $i_M(t_0)$ to a significant level; at the beginning of subinterval 1, i_c is then equal to $i_c(t_0) = -nI + i_M(t_0)$ with $i_M(t_0) < 0$. At light load where I is small, the magnetizing current maintains the required level of i_c .

During subintervals 0, 1, 2, and 3, secondary-side diodes D_5 and D_6 both conduct; hence, zero voltage appears across all transformer windings. In consequence, voltage V_g is applied to commutating inductor L_c during subintervals 2 and 3, causing $i_c(t)$ to increase with slope V_g/L_c . Current $i_c(t)$ reaches zero at the end of subinterval 2, and increases to the positive value $+nI$ at the end of subinterval 3. The reversal of polarity of $i_c(t)$ enables zero-voltage switching during the next switching transitions, subinterval 5 and subintervals 7–9.

At the end of subinterval 3, the current in diode D_6 has decreased to zero. D_6 then becomes reverse-biased, with zero-current switching. At this instant, diode D_6 must begin to block voltage $2nV_g$. The output capacitance of D_6 prevents the voltage from changing immediately to $2nV_g$; instead, the resonant circuit formed by L_c and the D_6 output capacitance begins to ring in a manner similar to Fig. 4.76. Peak D_6 voltages are typically observed that are considerably in excess of $2nV_g$, and it is usually necessary to add voltage-clamp snubbers that prevent the secondary-side diode voltages from exceeding a safe value. Several dissipative and non-dissipative approaches are discussed in [325–327].

The active-to-passive switching transition occurs during subinterval 5. This subinterval is initiated when transistor Q_4 is turned off. The positive current $i_c(t_1)$ is equal to the reflected load current nI , and charges capacitors C_{leg3} and C_{leg4} from $v_4 = 0$ to $v_4 = V_g$. Subinterval 5 ends when v_4 reaches V_g ; Diode D_3 then becomes forward-biased. Transistor Q_3 is then turned on during subinterval 6, with zero-voltage switching. This is typically implemented by insertion of a small delay between the switching of transistors Q_4 and Q_3 . Because i_c is constant and equal to nI during subinterval 5, the active-to-passive transition maintains zero-voltage switching at all load currents.

Circuit behavior during the next half switching period, comprising subintervals 6 to 11, is symmetrical and therefore similar to the behavior observed during subintervals 0 to 5. The switching transitions of transistors Q_1 and Q_2 are passive-to-active transitions, and occur with zero-voltage switching provided that sufficient energy is stored in L_c as described above. The switching transitions of Q_3 and Q_4 are active-to-passive, and occur with zero-voltage switching at all loads.

The zero-voltage transition converter exhibits low primary-side switching loss and generated EMI. Conduction loss is increased with respect to an ideal PWM full-bridge topology, because of the current i_c that circulates through the primary-side semiconductors during subintervals 0 and 6. However, this increase in conduction loss can be small if the range of input voltage variations is narrow. This soft-switching approach has now found commercial success.




Fig. 23.38 Detailed diagram of primary-side waveforms of the ZVT full-bridge converter, illustrating the zero-voltage switching mechanisms. An ideal transformer is assumed

23.4.2 The Auxiliary Switch Approach

A similar approach can be used in forward, flyback, and other transformer-isolated converters. As illustrated in Fig. 23.39, an “active-clamp snubber” network consisting of a capacitor and auxiliary MOSFET Q_2 is added, that is effectively in parallel with the original power transistor Q_1 [350]. The MOSFET body diodes and output drain-to-source capacitances, as well as the transformer leakage inductance L_ℓ , participate in the circuit operation. These elements lead to zero-voltage switching, with waveforms similar to those of the ZVT full-bridge converter of Sect. 23.4.1 or the two-transistor QSW-ZVS switch of Sect. 23.3.3. The transistors are driven by complementary signals; for example, after turning off Q_1 , the controller waits for a short delay time and then turns on Q_2 .

The active-clamp snubber can be viewed as a voltage-clamp snubber, similar to the dissipative snubber illustrated in Fig. 23.6. However, the snubber contains no resistor; instead, MOS-




Fig. 23.39 Active-clamp snubber circuits: (a) forward converter, (b) flyback converter

FET Q_2 allows bidirectional power flow, so that the energy stored in capacitor C_s can flow back into the converter.

The voltage v_s can be found by volt-second inductance on the transformer magnetizing inductance. If the lengths of the commutation intervals are neglected, and if the voltage ripple in $v_s(t)$ can be neglected, then one finds that

$$V_s = \frac{D}{D'} V_g \quad (23.69)$$

The voltage v_s is effectively an unloaded output of the converter. With the two-quadrant switch provided by Q_2 , this output operates in continuous conduction mode with no load, and hence the peak voltage of Q_1 is clamped to the minimum level necessary to balance the volt-seconds applied to the transformer magnetizing inductance.

Typical waveforms for a forward converter incorporating an active-clamp snubber are illustrated in Fig. 23.40. The current $i_t(t)$ reverses direction while Q_2 conducts. When Q_2 turns

off, capacitor C_{ds} begins to discharge. When v_{ds} reaches zero, the body diode of Q_1 becomes forward-biased. Q_1 can then be turned on at zero voltage.

An added benefit of the active-clamp snubber, when used in a forward converter, is that it resets the transformer. Consequently, the converter can operate at any duty cycle, including duty cycles greater than 50%. When the converter must operate with a wide range of input voltages, this can allow substantial improvements in transistor stresses and efficiency. The MOSFETs in Fig. 23.39 operate with zero-voltage switching, while the secondary-side diodes operate with zero-current switching.

This approach is quite versatile, and similar auxiliary circuits can be added to other converter circuits to obtain zero-voltage switching [351–353].

23.4.3 Auxiliary Resonant Commutated Pole

The auxiliary resonant commutated pole (ARCP) is a related circuit that uses an auxiliary four-quadrant switch (or two equivalent two-quadrant switches) to obtain soft switching in the transistors of a bridge inverter circuit [354–356]. This approach finds application in dc–ac inverter circuits. Figure 23.41 illustrates a half-bridge circuit, or one phase of a three-phase voltage-source inverter, driving an ac load. This circuit can lead to zero-voltage switching that mitigates the switching loss induced by the reverse recovery of diodes D_1 and D_2 . Filter inductor L_f is relatively large, so that the output current $i_a(t)$ is essentially constant during the resonant com-




Fig. 23.40 Waveforms of the active-clamp snubber circuit of Fig. 23.39a




Fig. 23.41 Half-bridge circuit driving an ac load, with ARCP zero-voltage switching




Fig. 23.42 Waveforms of the ARCP circuit of Fig. 23.41: (a) basic waveforms, (b) with current boost

mutation interval. Capacitors C_{ds} are relatively small, and model the output capacitances of the semiconductor devices. Inductor L_r is also relatively small, and elements L_r and C_{ds} form a resonant circuit that rings during part of the commutation process. Semiconductor switching devices Q_3 , Q_4 , D_3 , and D_4 form an auxiliary four-quadrant switch that turns on to initiate the resonant commutation process.

Typical commutation waveforms are illustrated in Fig. 23.42a, for the case in which the ac load current i_a is positive. Diode D_2 is initially conducting the output current i_a . It is desired to turn off D_2 and turn on Q_1 , with zero-voltage switching. This is accomplished with the following sequence:

- Interval 1. Turn on transistor Q_3 . Devices D_2 , Q_3 , and D_4 conduct.
- Interval 2. When the current in D_2 reaches zero, D_2 turns off. A resonant ringing interval occurs.
- Interval 3. When the voltage v_{an} reaches $V_g/2$, diode D_1 begins to become forward-biased. Transistor Q_1 is then immediately turned on at zero voltage.

At the conclusion of interval 3, $i_r(t)$ reaches zero and diode D_3 turns off. For negative current, the process for commutation of diode D_1 is similar, except that transistor Q_4 and diode D_3 conduct the resonant current $i_r(t)$.

One issue related to the waveforms of Fig. 23.42a is that the circuit always operates at the boundary of zero-voltage switching. At the end of interval 2, diode D_1 is not actually forward-biased, because its current never actually becomes positive. Instead, transistor Q_1 should be turned on at the beginning of interval 3. If transistor Q_1 is gated on late, then the continued ringing will cause voltage $v_{an}(t)$ to decrease, and zero-voltage switching will be lost.

To further assist in the zero-voltage switching commutation process, transistor Q_2 can be turned on while D_2 conducts, as illustrated in Fig. 23.42b. Transistor Q_2 is used to lengthen the duration of interval 1: now, when the current $i_r(t)$ exceeds current i_a by an amount i_{boost} , then the controller turns off Q_2 to end interval 1. This causes diode D_1 to become forward-biased during the beginning of interval 3. Transistor Q_1 is then turned on with zero-voltage switching, while D_1 is conducting.

Regardless of whether the circuit operates with the waveforms of Fig. 23.42a or b, the ARCP approach eliminates the switching loss caused by the reverse recovery of diodes D_1 and D_2 . Unlike the previous circuits of this chapter, the ARCP has no circulating currents that cause conduction loss, because the tank inductor current $i_r(t)$ is nonzero only in the vicinity of the commutation interval. The approach of Fig. 23.42a does not completely eliminate the loss caused by the device output capacitances. This loss is eliminated using the current boost of Fig. 23.42b, but additional conduction loss is incurred because of the increased peak $i_r(t)$. The waveforms of Fig. 23.42b may, in fact, lead to reduced efficiency relative to Fig. 23.42a!

23.5 Summary of Key Points

1. In a resonant switch converter, the switch network of a PWM converter is replaced by a switch network containing resonant elements. The resulting hybrid converter combines the properties of the resonant switch network and the parent PWM converter.
2. Analysis of a resonant or soft-switching switch cell involves determination of the switch conversion ratio μ . The resonant switch waveforms are determined, and are then averaged. The switch conversion ratio μ is a generalization of the PWM CCM duty cycle d . The results of the averaged analysis of PWM converters operating in CCM can be directly adapted to the related resonant switch converter, simply by replacing d with μ .
3. In the zero-current-switching quasi-resonant switch, diode D_2 operates with zero-voltage switching, while transistor Q_1 and diode D_1 operate with zero-current switching. In the zero-voltage-switching quasi-resonant switch, the transistor Q_1 and diode D_1 operate with zero-voltage switching, while diode D_2 operates with zero-current switching.
4. In the zero-voltage-switching multiresonant switch, all semiconductor devices operate with zero-voltage switching. In consequence, very low switching loss is observed.

5. In the quasi-square-wave zero-voltage-switching resonant switches, all semiconductor devices operate with zero-voltage switching, and with peak voltages equal to those of the parent PWM converter. The switch conversion ratio is restricted to the range $0.5 \leq \mu \leq 1$. Versions containing synchronous rectifiers can operate with values of μ approaching zero.
6. The zero-voltage transition approach, as well as the active-clamp snubber approach, lead to zero-voltage switching of the transistors and zero-current switching of the diodes. These approaches have been successful in substantially improving the efficiencies of transformer-isolated converters. The auxiliary resonant commutated pole induces zero-voltage switching in bridge circuits such as the voltage-source inverter.

PROBLEMS

23.1 In the forward converter of Fig. 23.43, L and C are large filter elements while L_p , L_s , and C_r have relatively small values. The transformer reset mechanism is not shown; for this problem, you may assume that the transformer is ideal.

- (a) Classify the resonant switch.
- (b) Which semiconductor devices operate with zero-voltage switching? With zero-current switching?
- (c) What is the resonant frequency?

23.2 In the high-voltage converter of Fig. 23.44, capacitor C is relatively large in value. The transformer model includes an ideal $1:n$ transformer, in conjunction with magnetizing inductance L_{mp} (referred to the primary side) and winding capacitance C_{ws} (referred to the secondary side). Transistor Q and diode D_p exhibit total output capacitance C_p , while the output capacitance of diode D_s is C_s . Other nonidealities, such as transformer leakage inductance, can be ignored. The resonant switch is well-designed, such that all elements listed above contribute to ideal operation of the converter and resonant switch.

- (a) What type of resonant switch is employed? What is the parent PWM converter?
- (b) Which semiconductor devices operate with zero-voltage switching? With zero-current switching?




Fig. 23.43 Forward converter with resonant switch, Problem 23.1




Fig. 23.44 High-voltage dc-dc converter containing a resonant switch network, Problem 23.2

- (c) What is the tank resonant frequency?
- (d) Sketch the waveforms of the transistor drain-to-source voltage and transformer magnetizing current.

23.3 In the transformer-isolated dc-dc converter of Fig. 23.45, capacitors C_1 and C_2 and inductors L_1 and L_M are relatively large in value, so that they have small switching ripples. The transformer model includes an ideal $1:n$ transformer, in conjunction with magnetizing inductance L_M (referred to the primary side) and leakage inductances L_{t1} and L_{t2} as shown. Transistor Q_1 exhibits output capacitances C_{ds} , while the output capacitance of diode D_1 is C_d . MOSFET Q_1 contains a body diode (not explicitly shown). Other nonidealities can be ignored. The resonant switch is well-designed, such that all elements listed above contribute to ideal operation of the converter and resonant switch.




Fig. 23.45 Transformer-isolated dc-dc converter containing a resonant switch network, Problem 23.3

- (a) What type of resonant switch is employed? What is the parent PWM converter?
- (b) Which semiconductor devices operate with zero-voltage switching? With zero-current switching?

23.4 A buck-boost converter is realized using a half-wave ZCS quasi-resonant switch. The load resistance has value R , the input voltage has value V_g , and the converter switching frequency is f_s .

- (a) Sketch the circuit schematic.
- (b) Write the complete system of equations that can be solved to determine the output voltage V , in terms of the quantities listed above and the component values. It is not necessary to actually solve your equations. You may also quote results listed in this textbook.

23.5 It is desired to design a half-wave zero-current-switching quasi-resonant forward converter to operate with the following specifications: $V_g = 320\text{ V}$, $V = 42\text{ V}$, $5\text{ W} \leq P \leq 100\text{ W}$. Design the converter to operate with a maximum switching frequency of 1 MHz and a switch conversion ratio of $\mu = 0.45$. Attempt to minimize the peak transistor current, while maintaining zero-current switching at all operating points. You may neglect the transformer magnetizing current, and ignore the transformer reset scheme.

- (a) Specify your choices for the turns ratio n , and the tank elements L_r and C_r , referred to the transformer secondary side.
- (b) For your design of part (a), what is the minimum switching frequency?
- (c) What is the worst-case peak transistor current?

23.6 Analysis of the ZVS quasi-resonant switch of Fig. 23.24.

- (a) For each subinterval, sketch the resonant switch cell circuit, and derive expressions for the tank inductor current and capacitor voltage waveforms.
- (b) For subinterval 2, in which Q_1/D_1 are off and D_2 conducts, write the loop equation which relates the tank capacitor voltage, tank inductor voltage, and any other network voltages as appropriate. Hence, for subinterval 2 relate the integral of the tank capacitor voltage to the change in tank inductor current.
- (c) Determine the switch network terminal-waveform average values, and hence derive an expression for the switch conversion ratio μ . Verify that your result coincides with Eq. (23.61).

23.7 Analysis of the full-bridge zero-voltage transition converter of Sect. 23.4.1. The converter of Fig. 23.36 operates with the waveforms illustrated in Fig. 23.38. According to Eq. (23.68), the conversion ratio of this converter is given approximately by $M(\phi) = n\phi$. Derive an exact expression for M , based on the waveforms given in Fig. 23.38. Your result should be a function of the length of subinterval 4, the load current, the switching frequency, and the values of the inductance and capacitances. *Note:* there is a reasonably simple answer to this question.

A

RMS Values of Commonly Observed Converter Waveforms


The waveforms encountered in power electronics converters can be quite complex, containing modulation at the switching frequency and often also at the ac line frequency. During converter design, it is often necessary to compute the rms values of such waveforms. In this appendix, several useful formulas and tables are developed which allow these rms values to be quickly determined.

RMS values of the doubly modulated waveforms encountered in PWM rectifier circuits are discussed in Sect. 21.5.

A.1 Some Common Waveforms


DC:

$$rms = I \quad (\text{A.1})$$




DC plus linear ripple:

$$rms = I \sqrt{1 + \frac{1}{3} \left(\frac{\Delta i}{I} \right)^2} \quad (\text{A.2})$$




Square wave:

$$rms = I_{pk} \quad (A.3)$$




Sine wave:

$$rms = \frac{I_{pk}}{\sqrt{2}} \quad (A.4)$$




Pulsating waveform:

$$rms = I_{pk} \sqrt{D} \quad (A.5)$$




Pulsating waveform with linear ripple:

$$rms = I \sqrt{D} \sqrt{1 + \frac{1}{3} \left(\frac{\Delta i}{I} \right)^2} \quad (A.6)$$




Triangular waveform:

$$rms = I_{pk} \sqrt{\frac{D_1 + D_2}{3}} \quad (\text{A.7})$$




Triangular waveform:

$$rms = I_{pk} \sqrt{\frac{D_1}{3}} \quad (\text{A.8})$$




Triangular waveform, no dc component:

$$rms = \frac{\Delta i}{\sqrt{3}} \quad (\text{A.9})$$




Center-tapped bridge winding waveform:

$$rms = \frac{1}{2} I_{pk} \sqrt{1 + D} \quad (\text{A.10})$$




General stepped waveform:

$$rms = \sqrt{D_1 I_1^2 + D_2 I_2^2 + \dots} \quad (A.11)$$



A.2 General Piecewise Waveform




For a periodic waveform composed of n piecewise segments as shown above, the rms value is

$$rms = \sqrt{\sum_{k=1}^n D_k u_k} \quad (A.12)$$

where D_k is the duty cycle of segment k , and u_k is the contribution of segment k . The u_k s depend on the shape of the segments—several common segment shapes are listed below.


Constant segment:

$$u_k = I_1^2 \quad (A.13)$$




Triangular segment:

$$u_k = \frac{1}{3} I_1^2 \quad (\text{A.14})$$




Trapezoidal segment:

$$u_k = \frac{1}{3} (I_1^2 + I_1 I_2 + I_2^2) \quad (\text{A.15})$$




Sinusoidal segment, half or full period:

$$u_k = \frac{1}{2} I_{pk}^2 \quad (\text{A.16})$$




Sinusoidal segment, partial period: a sinusoidal segment of less than one half-period, which begins at angle θ_1 and ends at angle θ_2 . The angles θ_1 and θ_2 are expressed in radians:

$$u_k = \frac{1}{2} I_{pk}^2 \left(1 - \frac{\sin(\theta_2 - \theta_1) \cos(\theta_2 + \theta_1)}{(\theta_2 - \theta_1)} \right) \quad (\text{A.17})$$



Example



A transistor current waveform contains a current spike due to the stored charge of a free-wheeling diode. The observed waveform can be approximated as shown above. Estimate the rms current.

The waveform can be divided into six approximately linear segments, as shown. The D_k and u_k for each segment are

1. Triangular segment:

$$D_1 = (0.2\mu s)/(10\mu s) = 0.02$$

$$u_1 = I_1^2/3 = (20A)^2/3 = 133A^2$$

2. Constant segment:

$$D_2 = (0.2\mu s)/(10\mu s) = 0.02$$

$$u_2 = I_1^2 = (20A)^2 = 400A^2$$

3. Trapezoidal segment:

$$D_3 = (0.1\mu s)/(10\mu s) = 0.01$$

$$u_3 = (I_1^2 + I_2^2 + I_3^2)/3 = 148A^2$$

4. Constant segment:

$$D_4 = (5\mu s)/(10\mu s) = 0.5$$

$$u_4 = I_2^2 = (2A)^2 = 4A^2$$

5. Triangular segment:

$$D_5 = (0.2\mu s)/(10\mu s) = 0.02$$

$$u_5 = I_2^2/3 = (2A)^2/3 = 1.3A^2$$

6. Zero segment:

$$u_6 = 0$$

The rms value is

$$rms = \sqrt{\sum_{k=1}^6 D_k u_k} = 3.76A \quad (A.18)$$

Even though its duration is very short, the current spike has a significant impact on the rms value of the current—without the current spike, the rms current is approximately 2.0 A.

B

Magnetics Design Tables

Geometrical data for several standard ferrite core shapes are listed here. The geometrical constant K_g is a measure of core size, useful for designing inductors and transformers that attain a given copper loss [99]. The K_g method for inductor design is described in Chap. 11. K_g is defined as

$$K_g = \frac{A_c^2 W_A}{MLT} \quad (\text{B.1})$$

where A_c is the core cross-sectional area, W_A is the window area, and MLT is the winding mean-length-per-turn. The geometrical constant K_{gfe} is a similar measure of core size, which is useful for designing ac inductors and transformers when the total copper plus core loss is constrained. The K_{gfe} method for magnetics design is described in Chap. 12. K_{gfe} is defined as

$$K_{gfe} = \frac{W_A A_c^{2(1-1/\beta)}}{MLT \ell_m^{2/\beta}} u(\beta) \quad (\text{B.2})$$

where ℓ_m is the core mean magnetic path length, and β is the core loss exponent:

$$P_{fe} = K_{fe} B_{max}^\beta \quad (\text{B.3})$$

For modern ferrite materials, β typically lies in the range 2.6 to 2.8. The quantity $u(\beta)$ is defined as

$$u(\beta) = \left[\left(\frac{\beta}{2} \right)^{-\left(\frac{\beta}{\beta+2} \right)} + \left(\frac{\beta}{2} \right)^{\left(\frac{2}{\beta+2} \right)} \right]^{-\left(\frac{\beta+2}{\beta} \right)} \quad (\text{B.4})$$

$u(\beta)$ is equal to 0.305 for $\beta = 2.7$. This quantity varies by roughly 5% over the range $2.6 \leq \beta \leq 2.8$. Values of K_{gfe} are tabulated for $\beta = 2.7$; variation of K_{gfe} over the range $2.6 \leq \beta \leq 2.8$ is typically quite small.

Thermal resistances are listed in those cases where published manufacturer's data are available. The thermal resistances listed are the approximate temperature rise from the center leg of the core to ambient, per watt of total power loss. Different temperature rises may be observed under conditions of forced air cooling, unusual power loss distributions, etc. Listed window areas are the winding areas for conventional single-section bobbins.

An American Wire Gauge table is included at the end of this appendix.

B.1 Pot Core Data




Fig. B.1 Pot core

| Core type (AH) (mm) | Geometrical constant K_g cm ⁵ | Geometrical constant K_{gfe} cm ^x | Cross-sectional area A_c (cm ²) | Bobbin winding area W_A (cm ²) | Mean length per turn MLT (cm) | Magnetic path length ℓ_m (cm) | Thermal resistance R_{th} (°C/W) | Core weight (g) |
|---------------------------|--|--|---|--|---------------------------------------|--|--|--------------------|
| 704 | $0.738 \cdot 10^{-6}$ | $1.61 \cdot 10^{-6}$ | 0.070 | $0.22 \cdot 10^{-3}$ | 1.46 | 1.0 | | 0.5 |
| 905 | $0.183 \cdot 10^{-3}$ | $256 \cdot 10^{-6}$ | 0.101 | 0.034 | 1.90 | 1.26 | | 1.0 |
| 1107 | $0.667 \cdot 10^{-3}$ | $554 \cdot 10^{-6}$ | 0.167 | 0.055 | 2.30 | 1.55 | | 1.8 |
| 1408 | $2.107 \cdot 10^{-3}$ | $1.1 \cdot 10^{-3}$ | 0.251 | 0.097 | 2.90 | 2.00 | 100 | 3.2 |
| 1811 | $9.45 \cdot 10^{-3}$ | $2.6 \cdot 10^{-3}$ | 0.433 | 0.187 | 3.71 | 2.60 | 60 | 7.3 |
| 2213 | $27.1 \cdot 10^{-3}$ | $4.9 \cdot 10^{-3}$ | 0.635 | 0.297 | 4.42 | 3.15 | 38 | 13 |
| 2616 | $69.1 \cdot 10^{-3}$ | $8.2 \cdot 10^{-3}$ | 0.948 | 0.406 | 5.28 | 3.75 | 30 | 20 |
| 3019 | 0.180 | $14.2 \cdot 10^{-3}$ | 1.38 | 0.587 | 6.20 | 4.50 | 23 | 34 |
| 3622 | 0.411 | $21.7 \cdot 10^{-3}$ | 2.02 | 0.748 | 7.42 | 5.30 | 19 | 57 |
| 4229 | 1.15 | $41.1 \cdot 10^{-3}$ | 2.66 | 1.40 | 8.60 | 6.81 | 13.5 | 104 |

B.2 EE Core Data




Fig. B.2 EE core

| Core type (A) (mm) | Geometrical constant K_g (cm ⁵) | Geometrical constant K_{gfe} (cm ^x) | Cross-sectional area A_c (cm ²) | Bobbin area W_A (cm ²) | Mean length per turn MLT (cm) | Magnetic path length ℓ_m (cm) | Core weight (g) |
|--------------------------|---|---|---|--|---------------------------------------|--|--------------------|
| EE12 | $0.731 \cdot 10^{-3}$ | $0.458 \cdot 10^{-3}$ | 0.14 | 0.085 | 2.28 | 2.7 | 2.34 |
| EE16 | $2.02 \cdot 10^{-3}$ | $0.842 \cdot 10^{-3}$ | 0.19 | 0.190 | 3.40 | 3.45 | 3.29 |
| EE19 | $4.07 \cdot 10^{-3}$ | $1.3 \cdot 10^{-3}$ | 0.23 | 0.284 | 3.69 | 3.94 | 4.83 |
| EE22 | $8.26 \cdot 10^{-3}$ | $1.8 \cdot 10^{-3}$ | 0.41 | 0.196 | 3.99 | 3.96 | 8.81 |
| EE30 | $85.7 \cdot 10^{-3}$ | $6.7 \cdot 10^{-3}$ | 1.09 | 0.476 | 6.60 | 5.77 | 32.4 |
| EE40 | 0.209 | $11.8 \cdot 10^{-3}$ | 1.27 | 1.10 | 8.50 | 7.70 | 50.3 |
| EE50 | 0.909 | $28.4 \cdot 10^{-3}$ | 2.26 | 1.78 | 10.0 | 9.58 | 116 |
| EE60 | 1.38 | $36.4 \cdot 10^{-3}$ | 2.47 | 2.89 | 12.8 | 11.0 | 135 |
| EE70/68/19 | 5.06 | $75.9 \cdot 10^{-3}$ | 3.24 | 6.75 | 14.0 | 18.0 | 280 |

B.3 EC Core Data




Fig. B.3 EC core

| Core type | Geometrical constant | Geometrical constant | Cross-sectional area | Bobbin winding area | Mean length per turn | Magnetic path length | Thermal resistance | Core weight |
|-------------|----------------------------|--------------------------------|----------------------------|----------------------------|----------------------|----------------------|---|-------------|
| (A) (mm) | K_g (cm^5) | K_{gfe} (cm^x) | A_c (cm^2) | W_A (cm^2) | MLT (cm) | ℓ_m (cm) | R_{th} ($^\circ\text{C}/\text{W}$) | (g) |
| EC35 | 0.131 | $9.9 \cdot 10^{-3}$ | 0.843 | 0.975 | 5.30 | 7.74 | 18.5 | 35.5 |
| EC41 | 0.374 | $19.5 \cdot 10^{-3}$ | 1.21 | 1.35 | 5.30 | 8.93 | 16.5 | 57.0 |
| EC52 | 0.914 | $31.7 \cdot 10^{-3}$ | 1.80 | 2.12 | 7.50 | 10.5 | 11.0 | 111 |
| EC70 | 2.84 | $56.2 \cdot 10^{-3}$ | 2.79 | 4.71 | 12.9 | 14.4 | 7.5 | 256 |

B.4 ETD Core Data




Fig. B.4 ETD core

| Core type | Geometrical constant | Geometrical constant | Cross-sectional area | Bobbin winding area | Mean length per turn | Magnetic path length | Thermal resistance | Core weight |
|-------------|-----------------------------|---------------------------------|-----------------------------|-----------------------------|----------------------|----------------------|--------------------|-------------|
| (A) (mm) | K_g (cm ⁵) | K_{gfe} (cm ^x) | A_c (cm ²) | W_A (cm ²) | MLT (cm) | ℓ_m (cm) | R_{th} (°C/W) | (g) |
| ETD29 | 0.0978 | $8.5 \cdot 10^{-3}$ | 0.76 | 0.903 | 5.33 | 7.20 | | 30 |
| ETD34 | 0.193 | $13.1 \cdot 10^{-3}$ | 0.97 | 1.23 | 6.00 | 7.86 | 19 | 40 |
| ETD39 | 0.397 | $19.8 \cdot 10^{-3}$ | 1.25 | 1.74 | 6.86 | 9.21 | 15 | 60 |
| ETD44 | 0.846 | $30.4 \cdot 10^{-3}$ | 1.74 | 2.13 | 7.62 | 10.3 | 12 | 94 |
| ETD49 | 1.42 | $41.0 \cdot 10^{-3}$ | 2.11 | 2.71 | 8.51 | 11.4 | 11 | 124 |

B.5 PQ Core Data




Fig. B.5 PQ core

| Core type | Geometrical constant ($A_1/2D$) (mm) | Geometrical constant K_g (cm^5) | Geometrical constant K_{gfe} (cm^x) | Cross-sectional area A_c (cm^2) | Bobbin area W_A (cm^2) | Mean length per turn MLT (cm) | Magnetic path length ℓ_m (cm) | Core weight (g) |
|-----------|--|--|--|--|---|---------------------------------------|--|--------------------|
| PQ20/16 | $22.4 \cdot 10^{-3}$ | $3.7 \cdot 10^{-3}$ | 0.62 | 0.256 | 4.4 | 3.74 | 13 | |
| PQ20/20 | $33.6 \cdot 10^{-3}$ | $4.8 \cdot 10^{-3}$ | 0.62 | 0.384 | 4.4 | 4.54 | 15 | |
| PQ26/20 | $83.9 \cdot 10^{-3}$ | $7.2 \cdot 10^{-3}$ | 1.19 | 0.333 | 5.62 | 4.63 | 31 | |
| PQ26/25 | 0.125 | $9.4 \cdot 10^{-3}$ | 1.18 | 0.503 | 5.62 | 5.55 | 36 | |
| PQ32/20 | 0.203 | $11.7 \cdot 10^{-3}$ | 1.70 | 0.471 | 6.71 | 5.55 | 42 | |
| PQ32/30 | 0.384 | $18.6 \cdot 10^{-3}$ | 1.61 | 0.995 | 6.71 | 7.46 | 55 | |
| PQ35/35 | 0.820 | $30.4 \cdot 10^{-3}$ | 1.96 | 1.61 | 7.52 | 8.79 | 73 | |
| PQ40/40 | 1.20 | $39.1 \cdot 10^{-3}$ | 2.01 | 2.50 | 8.39 | 10.2 | 95 | |

B.6 American Wire Gauge Data

| AWG # | Bare area, 10^{-3} cm^2 | Resistance, $10^{-6} \Omega/\text{cm}$ | Diameter, cm |
|-------|--------------------------------------|---|-----------------|
| 0000 | 1072.3 | 1.608 | 1.168 |
| 000 | 850.3 | 2.027 | 1.040 |
| 00 | 674.2 | 2.557 | 0.927 |
| 0 | 534.8 | 3.224 | 0.825 |
| 1 | 424.1 | 4.065 | 0.735 |
| 2 | 336.3 | 5.128 | 0.654 |
| 3 | 266.7 | 6.463 | 0.583 |
| 4 | 211.5 | 8.153 | 0.519 |
| 5 | 167.7 | 10.28 | 0.462 |
| 6 | 133.0 | 13.0 | 0.411 |
| 7 | 105.5 | 16.3 | 0.366 |
| 8 | 83.67 | 20.6 | 0.326 |
| 9 | 66.32 | 26.0 | 0.291 |
| 10 | 52.41 | 32.9 | 0.267 |
| 11 | 41.60 | 41.37 | 0.238 |
| 12 | 33.08 | 52.09 | 0.213 |
| 13 | 26.26 | 69.64 | 0.190 |
| 14 | 20.02 | 82.80 | 0.171 |
| 15 | 16.51 | 104.3 | 0.153 |
| 16 | 13.07 | 131.8 | 0.137 |
| 17 | 10.39 | 165.8 | 0.122 |
| 18 | 8.228 | 209.5 | 0.109 |
| 19 | 6.531 | 263.9 | 0.0948 |
| 20 | 5.188 | 332.3 | 0.0874 |
| 21 | 4.116 | 418.9 | 0.0785 |
| 22 | 3.243 | 531.4 | 0.0701 |
| 23 | 2.508 | 666.0 | 0.0632 |
| 24 | 2.047 | 842.1 | 0.0566 |
| 25 | 1.623 | 1062.0 | 0.0505 |
| 26 | 1.280 | 1345.0 | 0.0452 |
| 27 | 1.021 | 1687.6 | 0.0409 |
| 28 | 0.8046 | 2142.7 | 0.0366 |
| 29 | 0.6470 | 2664.3 | 0.0330 |

(continued)

| AWG # | Bare area, 10^{-3} cm^2 | Resistance, $10^{-6} \Omega/\text{cm}$ | Diameter, cm |
|-------|--------------------------------------|---|-----------------|
| 30 | 0.5067 | 3402.2 | 0.0294 |
| 31 | 0.4013 | 4294.6 | 0.0267 |
| 32 | 0.3242 | 5314.9 | 0.0241 |
| 33 | 0.2554 | 6748.6 | 0.0236 |
| 34 | 0.2011 | 8572.8 | 0.0191 |
| 35 | 0.1589 | 10849 | 0.0170 |
| 36 | 0.1266 | 13608 | 0.0152 |
| 37 | 0.1026 | 16801 | 0.0140 |
| 38 | 0.08107 | 21266 | 0.0124 |
| 39 | 0.06207 | 27775 | 0.0109 |
| 40 | 0.04869 | 35400 | 0.0096 |
| 41 | 0.03972 | 43405 | 0.00863 |
| 42 | 0.03166 | 54429 | 0.00762 |
| 43 | 0.02452 | 70308 | 0.00685 |
| 44 | 0.0202 | 85072 | 0.00635 |

References

1. W.E. Newell, Power electronics—emerging from limbo, in *IEEE Power Electronics Specialists Conference*, pp. 6–12, 1973
2. R. Middlebrook, ‘Power electronics: an emerging discipline, in *IEEE International Symposium on Circuits and Systems*, pp. 27–29, April 1981
3. R. Middlebrook, Power electronics: topologies, modeling, and measurement, in *IEEE International Symposium on Circuits and Systems*, April 1981
4. S. Ćuk, Basics of switched-mode power conversion: Topologies, magnetics, and control, in *Advances in Switched-Mode Power Conversion*, vol. 2, pp. 279–310, 1981
5. N. Mohan, Power electronics circuits: An overview, in *IEEE Industrial Electronics Conference (IECON)*, pp. 522–527, 1988
6. B. Bose, Power electronics—a technology review. Proc. IEEE **80**, 1303–1334 (1992)
7. M. Nishihara, Power electronics diversity, in *International Power Electronics Conference*, pp. 21–28, 1990
8. N. Mohan, T. Undeland, W. Robbins, *Power Electronics: Converters, Applications, and Design*, 3rd edn. (Wiley, New York, 2002)
9. J. Kassakian, M. Schlecht, G. Vergese, *Principles of Power Electronics* (Addison-Wesley, Reading, MA, 1991)
10. D. Hart, *Introduction to Power Electronics* (Prentice Hall, New York, 1997)
11. M. Rashid, *Power Electronics: Circuits, Devices, and Applications*, 2nd edn. (Prentice Hall, Englewood, NJ, 1993)
12. P. Krein, *Elements of Power Electronics*, 2nd edn. (Oxford University Press, New York, 2014)
13. K.K. Sum, *Switch Mode Power Conversion—Basic Theory and Design* (Marcel Dekker, New York, 1984)
14. R.D. Middlebrook, A continuous model for the tapped-inductor boost converter, in *IEEE Power Electronics Specialists Conference*, pp. 63–79, June 1975
15. S. Ćuk, *Modeling, Analysis, and Design of Switching Converters*, Ph.D. thesis, California Institute of Technology, November 1976
16. G.W. Wester, R.D. Middlebrook, Low-frequency characterization of switched dc-dc converters. IEEE Trans. Aerosp. Electron. Syst. **AES-9**, 376–385 (1973)
17. R.D. Middlebrook, S. Ćuk, Modeling and analysis methods for dc-to-dc switching converters, in *IEEE International Semiconductor Power Converter Conference*, pp. 90–111,

- March 1977. Reprinted in *Advances in Switched-Mode Power Conversion*, Vol. 1 (Tesla-co, Irvine, 1983)
18. R.D. Middlebrook, S. Ćuk, W. Behen, A new battery charger/discharger converter, in *IEEE Power Electronics Specialists Conference*, pp. 251–255, June 1978
 19. S. Ćuk, R. Erickson, A conceptually new high-frequency switched-mode amplifier technique eliminates current ripple, in *Fifth National Solid-State Power Conversion Conference (Powercon 5)*, pp. G3.1-G3.22, May 1978
 20. H. Matsuo, F. Kurokawa, New solar cell power supply system using a boost type bidirectional dc-dc converter, in *IEEE Power Electronics Specialists Conference*, pp. 14–19, June 1982
 21. M. Venturini, A new sine-wave-in sine-wave-out conversion technique eliminates reactive elements, in *Proceedings Seventh International Solid-State Power Conversion Conference (Powercon 7)*, pp. E3.1-E3.13, 1980
 22. K.D.T. Ngo, S. Ćuk, R.D. Middlebrook, A new flyback dc-to-three-phase converter with sinusoidal outputs, in *IEEE Power Electronics Specialists Conference (PESC 1983)*, pp. 377–388, 1983
 23. L. Gyugi, B. Pelly, *Static Power Frequency Changers: Theory, Performance, and Applications* (Wiley-Interscience, New York, 1976)
 24. R.S. Kagan, M. Chi, Improving power supply efficiency with MOSFET synchronous rectifiers, in *Proceedings Ninth International Solid-State Power Conversion Conference (Powercon 9)*, pp. D4.1–D4.9, July 1982
 25. R. Blanchard, P.E. Thibodeau, The design of a high efficiency, low voltage power supply using MOSFET synchronous rectification and current mode control, in *IEEE Power Electronics Specialists Conference*, pp. 355–361, June 1985
 26. M. Schlecht, L. Casey, A comparison of the square wave and quasi-resonant topologies, in *IEEE Applied Power Electronics Conference*, pp. 124–134, March 1987
 27. C. Hu, A parametric study of power MOSFETs, in *IEEE Power Electronics Specialists Conference (PESC 1979)*, 1979
 28. B.J. Baliga, *Modern Power Devices* (Wiley, New York, 1987)
 29. C.L. Ma, P.O. Lauritzen, A simple power diode model with forward and reverse recovery, in *IEEE Power Electronics Specialists Conference*, pp. 411–415, June 1991
 30. P. Gray, D. DeWitt, A. Boothroyd, J. Gibbons, *Physical Electronics and Circuit Models of Transistors*, vol. 2. (Wiley, New York, 1964)
 31. E. Oxner, *Power FETs and Their Applications* (Prentice-Hall, Englewood, NJ, 1982)
 32. B.J. Baliga, M.S. Adler, R.P. Love, P.V. Gray, N.D. Zammer, The insulated gate transistor—a new three terminal MOS-controlled bipolar power device. *IEEE Trans. Electron Dev.* **31**, 821–828 (1984)
 33. V. Temple, MOS-controlled thyristors—a new class of power devices. *IEEE Trans. Electron Dev.* **33**, 1609–1618 (1986)
 34. S. Sul, F. Profumo, G. Cho, T. Lipo, MCTs and IGBTs: a comparison of performance in power electronics circuits, in *IEEE Power Electronics Specialists Conference*, pp. 163–169, June 1989
 35. V. Temple, S. Arthur, D. Watrous, R.D. Doncker, H. Metha, Megawatt MOS controlled thyristor for high voltage power circuits, in *IEEE Power Electronics Specialists Conference*, pp. 1018–1025, June 1992
 36. B.J. Baliga, *Advanced Power MOSFET Concepts* (Springer Science+Business, 2010)

37. B.J. Baliga, *Fundamentals of Power Semiconductor Devices* (Springer Science+Business, 2008)
38. A. Lidow, J. Strydom, M.D. Rooij, D. Reusch, *GaN Transistors for Efficient Power Conversion*, 2nd edn. (Wiley, September 2014)
39. A. Hefner, S. Ryu, B. Hull, D. Berning, C. Hood, J. Ortiz-Rodriguez, A. Rivera-Lopez, T. Duong, A. Akuffo, M. Hernandez-Mora, Recent advances in high-voltage, high-frequency silicon-carbide power devices, in *Record of the 2006 IEEE Industry Applications Conference*, pp. 330–337, 2006
40. J. Palmour, Silicon carbide power device development for industrial markets, in *2014 IEEE International Electron Devices Meeting*, pp. 1.1.1–1.1.8, 2014
41. T. Fujihira, Theory of semiconductor superjunction devices. *Jpn. J. Appl. Phys.* **36**, 6254–6262 (1997)
42. A. Elasser, P. Chow, Silicon carbide benefits and advantages for power electronics circuits and systems. *Proc. IEEE* **90**, 969–986 (2002)
43. J. Wang, X. Zhou, J. Li, T. Zhao, A. Huang, R. Callanan, F. Husna, A. Agarwal, 10-kV SiC MOSFET-based boost converter. *IEEE Trans. Ind. Appl.* **45**, 2056–2063 (2009)
44. S. Ćuk, R.D. Middlebrook, A new optimum topology switching dc-to-dc converter, in *IEEE Power Electronics Specialists Conference*, pp. 160–179, June 1977
45. E. Landsman, A unifying derivation of switching dc-dc converter topologies, in *IEEE Power Electronics Specialists Conference*, pp. 239–243, June 1979.
46. R. Tymerski, V. Vorperian, Generation, classification, and analysis of switched-mode dc-to-dc converters by the use of converter cells, in *International Telecommunications Energy Conference*, pp. 181–195, October 1986
47. F. Barzegar, S. Ćuk, A new switched-mode amplifier produces clean three-phase power, in *Ninth International Solid-State Power Conversion Conference (Powercon 9)*, pp. E3.1–E3.15, July 1982
48. R.W. Erickson, Synthesis of switched-mode converters, in *IEEE Power Electronics Specialists Conference (PESC)*, pp. 9–22, June 1983
49. D. Maksimović, S. Ćuk, General properties and synthesis of PWM dc-dc converters, in *IEEE Power Electronics Specialists Conference (PESC)*, pp. 515–525, June 1989
50. M.S. Makowski, On topological assumptions on PWM converters—a reexamination, in *IEEE Power Electronics Specialists Conference (PESC)*, pp. 141–147, June 1993
51. B. Israelsen, J. Martin, C. Reeve, V. Scown, A 2.5 kV high reliability TWT power supply: design techniques for high efficiency and low ripple, in *IEEE Power Electronics Specialists Conference (PESC)*, pp. 109–130, June 1977
52. R. Severns, A new current-fed converter topology, in *IEEE Power Electronics Specialists Conference (PESC)*, pp. 277–283, June 1979
53. V.J. Thottuveilil, T.G. Wilson, H.A. Owen, Analysis and design of a push-pull current-fed converter, in *IEEE Power Electronics Specialists Conference (PESC)*, pp. 192–203, June 1981
54. R. Redl, N. Sokal, Push-pull current-fed multiple-output dc–dc power converter with only one inductor and with 0–100% switch duty ratio, in *IEEE Power Electronics Specialists Conference (PESC)*, pp. 341–345, June 1982
55. P.W. Clarke, Converter regulation by controlled conduction overlap, *Tech. Rep. U. S. Patent* 3,938,024, February 1976

56. R.P. Massey, E.C. Snyder, High-voltage single-ended dc-dc converter, in *IEEE Power Electronics Specialists Conference (PESC)*, pp. 156–159, June 1977
57. D. Maksimović, S. Ćuk, Switching converters with wide dc conversion range. *IEEE Trans. Power Electron.* **6**, 151–157 (1991)
58. R.D. Middlebrook, S. Cuk, Isolation and multiple outputs of a new optimum topology switching dc-to-dc converter, in *IEEE Power Electronics Specialists Conference (PESC)*, pp. 256–264, June 13–15, 1978
59. T.G. Wilson, Cross regulation in an energy-storage dc-to-dc converter with two regulated outputs, in *IEEE Power Electronics Specialists Conference (PESC)*, pp. 190–199, June 1977
60. H. Matsuo, Comparison of multiple-output dc-dc converters using cross regulation, in *IEEE Power Electronics Specialists Conference (PESC)*, pp. 169–185, June 1979
61. R.D. Middlebrook, S. Ćuk, A general unified approach to modeling switching-converter power stages. *Int. J. Electron.* **42**, 521–550 (1977)
62. Q. Chen, F.C. Lee, M.M. Jovanović, Dc analysis and design of multiple-output forward converters with weighted voltage-mode control, in *IEEE Applied Power Electronics Conference (APEC)*, pp. 449–455, March 1993
63. S.R. Sanders, G.C. Vergese, Synthesis of averaged circuit models for switched power converters. *IEEE Trans. Circuits Syst.* **38**, 905–915 (1991)
64. P.T. Krein, J. Bentsman, R.M. Bass, B.C. Lesieutre, On the use of averaging for the analysis of power electronic systems. *IEEE Trans. Power Electron.* **5**, 182–190 (1990)
65. B. Lehman, R.M. Bass, Switching frequency dependent averaged models for PWM dc-dc converters. *IEEE Trans. Power Electron.* **11**, 89–98 (1996)
66. R.M. Bass, J. Sun, Averaging under large-ripple conditions, in *IEEE Power Electronics Specialists Conference (PESC 1998)*, pp. 630–632, May 1998
67. A.R. Brown, R.D. Middlebrook, Sampled-data modeling of switching regulators, in *IEEE Power Electronics Specialists Conference (PESC 1981)*, pp. 349–369, June 1981
68. R.D. Middlebrook, Predicting modulator phase lag in PWM converter feedback loops, in *Eighth National Solid-State Power Conversion Conference (Powercon 8)*, April 1981
69. A. Kislovski, R. Redl, N. Sokal, *Dynamic Analysis of Switching-Mode DC/DC Converters* (Van Nostrand Reinhold, New York, 1994)
70. V. Vorperian, R. Tymerski, F.C. Lee, Equivalent circuit models for resonant and PWM switches. *IEEE Trans. Power Electron.* **4**, 205–214 (1989)
71. V. Vorperian, Simplified analysis of PWM converters using the model of the PWM switch: Parts I and II. *IEEE Trans. Aerosp. Electron. Syst.* **AES-26**, 490–505 (1990)
72. S. Freeland, R.D. Middlebrook, A unified analysis of converters with resonant switches, in *IEEE Power Electronics Specialists Conference (PESC 1987)*, pp. 20–30, 1987
73. A. Witulski, R. Erickson, Extension of state-space averaging to resonant switches—and beyond. *IEEE Trans. Power Electron.* **5**, 98–109 (1990)
74. D. Maksimović, S. Ćuk, A unified analysis of PWM converters in discontinuous modes. *IEEE Trans. Power Electron.* **6**, 476–490 (1991)
75. D.J. Shortt, F.C. Lee, Extensions of the discrete-average models for converter power stages, in *IEEE Power Electronics Specialists Conference (PESC 1983)*, pp. 23–37, June 1983

76. O. Al-Naseem, R.W. Erickson, Prediction of switching loss variations by averaged switch modeling, in *IEEE Applied Power Electronics Conference (APEC 2000)*, pp. 242–248, February 2000
77. B.Y. Lau, R.D. Middlebrook, Small-signal frequency response theory for piecewise-constant two-switched-network dc-to-dc converter systems, in *1986 17th Annual IEEE Power Electronics Specialists Conference*, pp. 186–200, June 1986
78. R.D. Middlebrook, Low entropy expressions: The key to design-oriented analysis, in *IEEE Frontiers in Education Conference*, pp. 399–403, September 1991
79. R.D. Middlebrook, Methods of design-oriented analysis: The quadratic equation revisited, in *IEEE Frontiers in Education Conference*, pp. 95–102, November 1991
80. F. Barzegar, S. Cuk, R.D. Middlebrook, Using small computers to model and measure magnitude and phase of regulator transfer functions and loop gain, in *Powercon 8*, Also in *Advances in Switched-Mode Power Conversion*, Vol. 1 (TeslaCo, Irvine, 1981), pp. 251–278
81. R.D. Middlebrook, Design-oriented analysis of feedback amplifiers, in *National Electronics Conference*, vol. 20, pp. 234–238, October 1964
82. B. Kuo, *Automatic Control Systems* (Prentice-Hall, New York, 1991)
83. J. D’Azzo, C. Houpis, *Linear Control System Analysis and Design: Conventional and Modern* (McGraw-Hill, New York, 1995)
84. R.D. Middlebrook, Measurement of loop gain in feedback systems. *Int. J. Electron.* **38**(4), 485–512 (1975)
85. MIT Staff (ed.), *Magnetic Circuits and Transformers* (The MIT Press, Cambridge, 1943)
86. J.K. Watson, *Applications of Magnetism* (Wiley, New York, 1980)
87. R. Severns, G. Bloom, *Modern Dc-to-Dc Switchmode Power Converter Circuits* (Van Nostrand Reinhold, New York, 1985)
88. A. Dauhajre, R.D. Middlebrook, Modeling and estimation of leakage phenomena in magnetic circuits, in *IEEE Power Electronics Specialists Conference (PESC 1986)*, pp. 213–226, 1986
89. S. El-Hamamsy, E. Chang, Magnetics modeling for computer-aided design of power electronics circuits, in *IEEE Power Electronics Specialists Conference (PESC 1989)*, pp. 635–645, 1989
90. P.L. Dowell, Effects of eddy currents in transformer windings. *Proc. IEE* **113**, 1387–1394 (1966)
91. M. P. Perry, Multiple layer series connected winding design for minimum loss. *IEEE Trans. Power Apparatus Syst.* **PAS-98**(1), 116–123 (1979)
92. P.S. Venkatraman, Winding eddy current losses in switch mode power transformers due to rectangular wave currents, in *Powercon 11*, pp. A1.1–A1.11, 1984
93. B. Carsten, High frequency conductor losses in switchmode magnetics, in *High Frequency Power Converter Conference*, pp. 155–176, 1986
94. J.P. Vandelaer, P. Ziogas, A novel approach for minimizing high frequency transformer copper losses, in *IEEE Power Electronics Specialists Conference (PESC 1987)*, pp. 355–367, 1987
95. A.M. Urling, V.A. Niemela, G.R. Skutt, T.G. Wilson, Characterizing high-frequency effects in transformer windings—a guide to several significant articles, in *IEEE Applied Power Electronics Conference (APEC 1989)*, pp. 373–385, 1989

96. K. Venkatachalam, C.R. Sullivan, T. Abdallah, H. Tacca, Accurate prediction of ferrite core loss with nonsinusoidal waveforms using only Steinmetz parameters, in *IEEE Workshop on Computers in Power Electronics (COMPEL 2002)*, pp. 36–41, June 2002
97. S. Ćuk, R.D. Middlebrook, Coupled-inductor and other extensions of a new optimum topology switching dc-to-dc converter, in *IEEE Industry Applications Society Annual Meeting*, pp. 1110–1122, 1977
98. S. Ćuk, Z. Zhang, Coupled-inductor analysis and design, in *IEEE Power Electronics Specialists Conference (PESC 1986)*, pp. 655–665, 1986
99. C.W.T. McLyman, *Transformer and Inductor Design Handbook*, 2nd edn. (Marcel Dekker, New York, 1988)
100. W.J. Gu, R. Li, A study of volume and weight vs. frequency for high-frequency transformers, in *IEEE Power Electronics Specialists Conference (PESC 1993)*, pp. 1123–1129, 1993
101. K.D.T. Ngo, R.P. Alley, A.J. Yerman, R.J. Charles, M.H. Kuo, Evaluation of trade-offs in transformer design for very-low-voltage power supply with very high efficiency and power density, in *IEEE Applied Power Electronics Conference (APEC 1990)*, pp. 344–353, 1990
102. A.F. Goldberg, M.F. Schlecht, The relationship between size and power dissipation in a 1–10 MHz transformer, in *IEEE Power Electronics Specialists Conference (PESC 1989)*, pp. 625–634, 1989
103. K.D.T. Ngo, R.S. Lai, Effect of height on power density in high-frequency transformers, in *IEEE Power Electronics Specialists Conference (PESC 1991)*, pp. 667–672, 1991
104. R.B. Ridley, F.C. Lee, Practical nonlinear design optimization tool for power converter components, in *IEEE Power Electronics Specialists Conference (PESC 1987)*, pp. 314–323, 1987
105. R.C. Wong, H.A. Owen, T.G. Wilson, Parametric study of minimum converter loss in an energy-storage dc-to-dc converter, in *IEEE Power Electronics Specialists Conference (PESC 1982)*, pp. 411–425, 1982
106. R.D. Middlebrook, The general feedback theorem: a final solution for feedback systems. *IEEE Microw. Mag.* **7**, 50–63 (2006)
107. F.D. Tan, R.D. Middlebrook, A unified model for current-programmed converters. *IEEE Trans. Power Electron.* **10**, 379–408 (1995)
108. R. Tymerski, V. Vorperian, Generation, classification, and analysis of switched-mode dc-to-dc converters by the use of converter cells, in *International Telecommunications Energy Conference (INTELEC)*, pp. 181–195, October 1986
109. D. Wollaver, *Fundamental Study of DC to DC Conversion System*, Ph.D. thesis, Massachusetts Institute of Technology, 1969
110. L.W. Nagel, D. Pederson, SPICE (Simulation Program with Integrated Circuit Emphasis), Tech. Rep. UCB/ERL M382, EECS Department, University of California, Berkeley, Apr 1973
111. R.J. Dirkman, The simulation of general circuits containing ideal switches, in *IEEE Power Electronics Specialists Conference*, pp. 185–194, 1987
112. C.J. Hsiao, R.B. Ridley, H. Naitoh, F.C. Lee, Circuit-oriented discrete-time modeling and simulation of switching converters, in *IEEE Power Electronics Specialists Conference*, pp. 167–176, 1987

113. R.C. Wong, H.A. Owen, T.G. Wilson, An efficient algorithm for the time-domain simulation of regulated energy-storage dc-to-dc converters. *IEEE Trans. Power Electron.* **2**, 154–168 (1987)
114. A.M. Luciano, A.G.M. Strollo, A fast time-domain algorithm for simulation of switching power converters. *IEEE Trans. Power Electron.* **2**, 363–370 (1990)
115. D. Bedrosian, J. Vlach, Time-domain analysis of networks with internally controlled switches. *IEEE Trans. Circuits Syst. I Fundam. Theory Appl.* **39**, 199–212 (1992)
116. P. Pejović, D. Maksimović, A new algorithm for simulation of power electronic systems using piecewise-linear device models. *IEEE Trans. Power Electron.* **10**, 340–348 (1995)
117. P. Pejović, *A Method for Simulation of Power Electronic Systems Using Piecewise-Linear Device Models*, Ph.D. thesis, University of Colorado, Boulder, April 1995
118. D. Li, R. Tymerski, T. Ninomiya, PECS—an efficacious solution for simulating switched networks with nonlinear elements, in *IEEE Power Electronics Specialists Conference*, pp. 274–279, June 2000
119. V. Bello, Computer aided analysis of switching regulators using SPICE2, in *IEEE Power Electronics Specialists Conference*, pp. 3–11, June 1980
120. V. Bello, Using the SPICE2 CAD package for easy simulation of switching regulators in both continuous and discontinuous conduction modes, in *Proceedings of the Eighth National Solid-State Power Conversion Conference (Powercon 8)*, April 1981
121. V. Bello, Using the SPICE2 CAD package to simulate and design the current mode converter, in *Proceedings of the Eleventh National Solid-State Power Conversion Conference (Powercon 11)*, April 1984
122. D. Kimhi, S. Ben-Yaakov, A SPICE model for current mode PWM converters operating under continuous inductor current conditions. *IEEE Trans. Power Electron.* **6**, 281–286 (1991)
123. Y. Amran, F. Huliehel, S. Ben-Yaakov, A unified SPICE compatible average model of PWM converters. *IEEE Trans. Power Electron.* **6**, 585–594 (1991)
124. S. Ben-Yaakov, Z. Gaaton, Generic SPICE compatible model of current feedback in switch mode converters. *Electron. Lett.* **28**, 1356–1358 (1992)
125. S. Ben-Yaakov, Z. Gaaton, Average simulation of PWM converters by direct implementation of behavioral relationships, in *IEEE Applied Power Electronics Conference*, pp. 510–516, February 1993
126. S. Ben-Yaakov, D. Adar, Average models as tools for studying dynamics of switch mode dc-dc converters, in *IEEE Power Electronics Specialists Conference (PESC 1994)*, pp. 1369–1376, June 1994
127. V.M. Canalli, J.A. Cobos, J.A. Oliver, J. Uceda, Behavioral large signal averaged model for dc/dc switching power converters, in *IEEE Power Electronics Specialists Conference*, pp. 1675–1681, June 1996
128. N. Jayaram, D. Maksimović, Power factor correctors based on coupled-inductor SEPIC and Ćuk converters with nonlinear-carrier control, in *IEEE Applied Power Electronics Conference*, pp. 468–474, February 1998
129. C. Basso, *Switch-Mode Power Supplies: SPICE Simulations and Practical Designs*, 2nd edn. (McGraw-Hill, August 2014)
130. J. Sun, D.M. Mitchell, M. Greuel, P.T. Krein, R.M. Bass, Averaged modelling of PWM converters in discontinuous conduction mode: a reexamination, in *IEEE Power Electronics Specialists Conference (PESC 1998)*, pp. 615–622, June 1998

131. J. Sun, D.M. Mitchell, M. Greuel, P.T. Krein, R.M. Bass, Average models for PWM converters in discontinuous conduction mode, in *International High Frequency Power Conversion Conference (HFPC'98)*, pp. 61–72, November 1998
132. S. Singer, Realization of loss-free resistive elements. *IEEE Trans. Circuits Syst.* **CAS-36**, 54–60 (1990)
133. S. Singer, R.W. Erickson, Power-source element and its properties. *IEE Proc. Circuits Dev. Syst.* **141**, 220–226 (1994)
134. S. Singer, R. Erickson, Canonical modeling of power processing circuits based on the POPI concept. *IEEE Trans. Power Electron.* **7**, 37–43 (1992)
135. S. Ćuk, R.D. Middlebrook, A general unified approach to modeling switching dc-to-dc converters in discontinuous conduction mode, in *IEEE Power Electronics Specialists Conference (PESC 1977)*, pp. 36–57, 1977
136. D. Maksimović, Computer-aided small-signal analysis based on impulse response of dc/dc switching power converters. *IEEE Trans. Power Electron.* **15**, 1183–1191 (2000)
137. P.W. Tuinenga, *SPICE: A Guide to Circuit Simulation and Analysis Using PSpice*, 3rd edn. (Prentice Hall, Englewood Cliffs, 1995)
138. G.A. Baker, P. Graves-Morris, *Padé Approximants*, 2nd edn. Encyclopedia of Mathematics and Its Applications (Cambridge University Press, Cambridge, 1996)
139. R.D. Middlebrook, Null double injection and the extra element theorem. *IEEE Trans. Educ.* **32**, 167–180 (1989)
140. R.D. Middlebrook, The two extra element theorem, in *IEEE Frontiers in Education Conference*, pp. 702–708, September 1991
141. R.D. Middlebrook, V. Vorperian, J. Lindal, The N extra element theorem. *IEEE Trans. Circuits Syst. I Fundam. Theory Appl.* **45**, 919–935 (1998)
142. V. Vorperian, *Fast Analytical Techniques for Electrical and Electronic Circuits* (Cambridge University Press, Cambridge, 2004)
143. M. Nave, *Power Line Filter Design for Switched Mode Power Supplies* (Van Nostrand Reinhold, New York, 1991)
144. Design guide for electromagnetic interference (EMI) reduction in power supplies, MIL-HDBK-241B, tech. rep., U.S. Department of Defense, April 1981
145. C. Marsham, *The Guide to the EMC Directive 89/336/EEC* (IEEE Press, New York, 1992)
146. P. Degauque, J. Hamelin, *Electromagnetic Compatibility* (Oxford University Press, Oxford, 1993)
147. R. Redl, Power electronics and electromagnetic compatibility, in *IEEE Power Electronics Specialists Conference (PESC 1996)*, pp. 15–21, 1996
148. P.R. Willcock, J.A. Ferreira, J.D.V. Wyk, An experimental approach to investigate the generation and propagation of conducted EMI in converters, in *IEEE Power Electronics Specialists Conference (PESC 1998)*, pp. 1140–1146, 1998
149. L. Rossetto, S. Buso, G. Spiazzi, Conducted EMI issues in a 600 W single-phase boost PFC design. *IEEE Trans. Ind. Appl.* **36**(2), 578–585 (2000)
150. F.D. Reis, J. Sebastian, J. Uceda, Determination of EMI emissions in power factor pre-regulators by design, in *IEEE Power Electronics Specialists Conference (PESC 1994)*, pp. 1117–1126, 1994
151. R.D. Middlebrook, Input filter considerations in design and application of switching regulators, in *IEEE Industry Applications Society Annual Meeting*, pp. 366–382, 1976

152. R.D. Middlebrook, Design techniques for preventing input filter oscillations in switched-mode regulators, in *Powercon 5*, pp. A3.1–A3.16, May 1978
153. T. Phelps, W. Tat, Optimizing passive input filter design, in *Powercon 6*, pp. G1.1–G1.10, May 1979
154. Y. Jang, R. Erickson, Physical origins of input filter oscillations in current programmed converters. *IEEE Trans. Power Electron.* **7**, 725–733 (1992)
155. S. Erich, W. Polivka, Input filter design for current-programmed regulators, in *IEEE Applied Power Electronics Conference (APEC 1990)*, pp. 781–791, March 1990
156. N. Sokal, System oscillations caused by negative input resistance at the power input port of a switching mode regulator, amplifier, dc/dc converter, or dc/ac inverter, in *IEEE Power Electronics Specialists Conference (PESC 1973)*, pp. 138–140, 1973
157. S. Kelkar, F. Lee, A novel input filter compensation scheme for switching regulators, in *IEEE Power Electronics Specialists Conference (PESC 1982)*, pp. 260–271, 1982
158. R. Erickson, Optimal single-resistor damping of input filters, in *IEEE Applied Power Electronics Conference (APEC 1999)*, pp. 1073–1097, March 1999
159. M. Florez-lizarraga, A.F. Witulski, Input filter design for multiple-module dc power systems. *IEEE Trans. Power Electron.* **11**, 472–479 (1996)
160. V. Vlatković, D. Borojević, F. Lee, Input filter design for power factor correction circuits. *IEEE Trans. Power Electron.* **11**, 199–205 (1996)
161. F. Yuan, D.Y. Chen, Y. Wu, Y. Chen, A procedure for designing EMI filters for ac line applications. *IEEE Trans. Power Electron.* **11**, 170–181 (1996)
162. G. Spiazzi, J. Pomilio, Interaction between EMI filter and power factor preregulators with average current control: analysis and design considerations. *IEEE Trans. Ind. Electron.* **46**, 577–584 (1999)
163. C. Deisch, Simple switching control method changes power converter into a current source, in *IEEE Power Electronics Specialists Conference (PESC 1978)*, pp. 300–306, 1978
164. A. Capel, G. Ferrante, D. O'Sullivan, A. Weinberg, Application of the injected current model for the dynamic analysis of switching regulators with the new concept of LC³ modulator, in *IEEE Power Electronics Specialists Conference (PESC 1978)*, pp. 135–147, 1978
165. S. Hsu, A. Brown, L. Rensink, R.D. Middlebrook, Modeling and analysis of switching dc-to-dc converters in constant-frequency current programmed mode, in *IEEE Power Electronics Specialists Conference (PESC 1979)*, pp. 284–301, 1979
166. F.C. Lee, R.A. Carter, Investigations of stability and dynamic performances of switching regulators employing current-injected control, in *IEEE Power Electronics Specialists Conference (PESC 1981)*, pp. 3–16, 1981
167. R.D. Middlebrook, Topics in multiple-loop regulators and current-mode programming, in *IEEE Power Electronics Specialists Conference (PESC 1985)*, pp. 716–732, 1985
168. R.D. Middlebrook, Modeling current programmed buck and boost regulators. *IEEE Trans. Power Electron.* **4**, 36–52 (1989)
169. G. Verghese, C. Bruzos, K. Mahabir, Averaged and sampled-data models for current mode control: A reexamination, in *IEEE Power Electronics Specialists Conference (PESC 1989)*, pp. 484–491, 1989
170. D. Mitchell, *DC–DC Switching Regulator Analysis* (McGraw-Hill, New York, 1988)

171. R. Ridley, A new continuous-time model for current-mode control. *IEEE Trans. Power Electron.* **6**, 271–280 (1991)
172. F.D. Tan, R.D. Middlebrook, Unified modeling and measurement of current-programmed converters, in *IEEE Power Electronics Specialists Conference (PESC 1993)*, pp. 380–387, 1993
173. R. Tymerski, Sampled-data modeling of switched circuits, revisited, in *IEEE Power Electronics Specialists Conference (PESC 1993)*, pp. 395–401, 1993
174. F.D. Tan, *Modeling and Control of Switching Converters : I. Unified Modeling and Measurement of Current-Programmed Converters. II. A Generic Averaged Model for Switches in dc-to-dc Converters*, Ph.D. thesis, California Institute of Technology, Pasadena, CA, 1994
175. F. Azcondo, C. Brañas, R. Casanueva, D. Maksimović, Approaches to modeling converters with current programmed control, in *IEEE Workshop on Power Electronics Education*, pp. 98–104, June 2005
176. G.F. Franklin, M.L. Workman, D. Powell, *Digital Control of Dynamic Systems*, 3rd edn. (Addison-Wesley Longman Publishing Co., Boston, 1997)
177. R. Mammano, R. Neidorff, Improving input power factor—a new active controller simplifies the task, in *Power Conversion*, pp. 100–109, October 1989
178. J. Bazimet, J. O'Connor, Analysis and design of a zero voltage transition power factor correction circuit, in *IEEE Applied Power Electronics Conference (APEC 1994)*, pp. 591–597, 1994
179. W. Tang, F.C. Lee, R.B. Ridley, I. Cohen, Charge control: modeling, analysis and design, in *IEEE Power Electronics Specialists Conference (PESC 1992)*, pp. 503–511, 1992
180. K. Smedley, S. Ćuk, One-cycle control of switching converters, in *IEEE Power Electronics Specialists Conference (PESC 1991)*, pp. 888–896, 1991
181. B.J. Patella, A. Prodić, A. Zirger, D. Maksimović, High-frequency digital PWM controller IC for dc-dc converters. *IEEE Trans. Power Electron.* **18**, 438–446 (2003)
182. A.V. Peterchev, J. Xiao, S.R. Sanders, Architecture and IC implementation of a digital VRM controller. *IEEE Trans. Power Electron.* **18**, 356–364 (2003)
183. A. Prodić, D. Maksimović, R.W. Erickson, Digital controller chip set for isolated DC power supplies, in *Proc. 18th IEEE Applied Power Electronics Conference and Exposition (APEC)*, vol. 2, pp. 866–872, Feb. 2003
184. A. Syed, E. Ahmed, D. Maksimović, Digital PWM controller with feed-forward compensation, in *Proc. 19th IEEE Applied Power Electronics Conference and Exposition (APEC)*, vol. 1, pp. 60–66, 2004
185. J. Xiao, A.V. Peterchev, J. Zhang, S. Sanders, A $4\mu\text{A}$ quiescent current dual-mode digitally controlled buck converter IC for cellular phone applications. *IEEE J. Solid State Circ.* **39**, 2342–2348 (2004)
186. K. Wang, N. Rahman, Z. Lukić, A. Prodić, All-digital DPWM/DPFM controller for low-power DC-DC converters, in *Proc. 21st IEEE Applied Power Electronics Conference and Exposition (APEC)*, Mar. 2006
187. J. Zhang, S.R. Sanders, A digital multi-mode multi-phase IC controller for voltage regulator application, in *Proc. 22nd IEEE Applied Power Electronics Conference and Exposition (APEC)*, pp. 719–726, Mar. 2007

188. Z. Lukić, N. Rahman, A. Prodić, Multibit $\Sigma\Delta$ PWM digital controller IC for dc-dc converters operating at switching frequencies beyond 10 MHz. *IEEE Trans. Power Electron.* **22**, 1693–1707 (2007)
189. A. Parayandeh, A. Prodić, Programmable analog-to-digital converter for low-power dc-dc smps. *IEEE Trans. Power Electron.* **23**, 500–505 (2008)
190. A. Soto, P. Alou, J.A. Cobos, Nonlinear digital control breaks bandwidth limitations, in *Proc. 21st IEEE Applied Power Electronics Conf. and Exposition (APEC)*, pp. 724–730, Mar. 2006
191. G. Feng, E. Meyer, Y.F. Liu, A new digital control algorithm to achieve optimal dynamic performance in dc-to-dc converters. *IEEE Trans. Power Electron.* **22**(4), 1489–1498 (2007)
192. Z. Zhao, A. Prodić, Continuous-time digital controller for high-frequency dc-dc converters. *IEEE Trans. Power Electron.* **23**, 564–573 (2008)
193. H. Hu, V. Yousefzadeh, D. Maksimović, Nonuniform A/D quantization for improved dynamic responses of digitally controlled dc-dc converters. *IEEE Trans. Power Electron.* **23**, 1998–2005 (2008)
194. E. Meyer, Z. Zhang, Y.F. Liu, An optimal control method for buck converters using a practical capacitor charge balance technique. *IEEE Trans. Power Electron.* **23**(4), 1802–1812 (2008)
195. A. Costabeber, L. Corradini, S. Saggini, P. Mattavelli, Time-optimal, parameters-insensitive digital controller for dc-dc buck converters, in *Proc. 39th IEEE Power Electronics Specialists Conference (PESC)*, pp. 1243–1249, 2008
196. L. Corradini, A. Costabeber, P. Mattavelli, S. Saggini, Time optimal, parameters-insensitive digital controller for VRM applications with adaptive voltage positioning, in *Proc. 11th IEEE Workshop on Control and Modeling for Power Electronics (COMPEL)*, pp. 1–8, 2008
197. V. Yousefzadeh, A. Babazadeh, R. Ramachandran, E. Alarcon, L. Pao, D. Maksimović, Proximate time-optimal digital control for synchronous buck dc-dc converters. *IEEE Trans. Power Electron.* **23**, 2018–2026 (2008)
198. L. Corradini, A. Costabeber, P. Mattavelli, S. Saggini, Parameter-independent time-optimal digital control for point-of-load converters. *IEEE Trans. Power Electron.* **24**, 2235–2248 (2009)
199. A. Babazadeh, D. Maksimović, Hybrid digital adaptive control for fast transient response in synchronous buck dc-dc converters. *IEEE Trans. Power Electron.* **24**, 2625–2638 (2009)
200. L. Corradini, A. Babazadeh, A. Bjeletić, D. Maksimović, Current-limited time-optimal response in digitally-controlled dc-dc converters. *IEEE Trans. Power Electron.* **25**, 2869–2880 (2010)
201. A. Radić, Z. Lukić, A. Prodić, R.H. de Nie, Minimum-deviation digital controller IC for dc-dc switch-mode power supplies. *IEEE Trans. Power Electron.* **28**, 4281–4298 (2013)
202. B. Miao, R. Zane, D. Maksimović, System identification of power converters with digital control through cross-correlation methods. *IEEE Trans. Power Electron.* **20**, 1093–1099 (2005)
203. M. Shirazi, J. Morroni, A. Dolgov, R. Zane, D. Maksimović, Integration of frequency response measurement capabilities in digital controllers for dc-dc converters. *IEEE Trans. Power Electron.* **23**, 2524–2535 (2008)

204. J. Morroni, R. Zane, D. Maksimović, An online stability margin monitor for digitally controlled switched-mode power supplies. *IEEE Trans. Power Electron.* **24**, 2639–2648 (2009)
205. M.M. Peretz, S. Ben-Yakov, Time-domain identification of pulse-width modulated converters. *IET Power Electron.* **5**, 166–172 (2012)
206. Z. Zhao, A. Prodić, P. Mattavelli, Limit-cycle oscillations based auto-tuning system for digitally controlled DC-DC power supplies. *IEEE Trans. Power Electron.* **22**, 2211–2222 (2007)
207. W. Stefanutti, P. Mattavelli, S. Saggini, M. Ghioni, Autotuning of digitally controlled buck converters based on relay feedback. *IEEE Trans. Power Electron.* **22**, 199–207 (2007)
208. M. Shirazi, R. Zane, D. Maksimović, L. Corradini, P. Mattavelli, Autotuning techniques for digitally-controlled point-of-load converters with wide range of capacitive loads, in *Proc. 22nd IEEE Applied Power Electronics Conference and Exposition (APEC)*, pp. 14–20, 2007
209. L. Corradini, P. Mattavelli, W. Stefanutti, S. Saggini, Simplified model reference-based autotuning for digitally controlled SMPS. *IEEE Trans. Power Electron.* **23**, 1956–1963 (2008)
210. Z. Lukić, Z. Zhao, S. Ahsanuzzaman, A. Prodić, Self-tuning digital current estimator for low-power switching converters, in *Proc. 23rd IEEE Applied Power Electronics Conference and Exposition (APEC)*, pp. 529–534, Feb. 2008
211. J. Morroni, R. Zane, D. Maksimović, Design and implementation of an adaptive tuning system based on desired phase margin for digitally controlled DC-DC converters. *IEEE Trans. Power Electron.* **24**, 559–568 (2009)
212. M. Shirazi, R. Zane, D. Maksimović, An autotuning digital controller for dc-dc power converters based on on-line frequency response measurement. *IEEE Trans. Power Electron.* **24**, 2578–2588 (2009)
213. J. Morroni, L. Corradini, R. Zane, D. Maksimović, Adaptive tuning of switched-mode power supplies operating in discontinuous and continuous conduction modes. *IEEE Trans. Power Electron.* **24**, 2603–2611 (2009)
214. S. Moon, L. Corradini, D. Maksimović, Autotuning of digitally controlled boost power factor correction rectifiers. *IEEE Trans. Power Electron.* **26**, 3006–3018 (2011)
215. V. Yousefzadeh, D. Maksimović, Sensorless optimization of dead times in dc-dc converters with synchronous rectifiers. *IEEE Trans. Power Electron.* **21**, 994–1002 (2006)
216. A.V. Peterchev, S.R. Sanders, Digital multimode buck converter control with loss-minimizing synchronous rectifier adaptation. *IEEE Trans. Power Electron.* **21**, 1588–1599 (2006)
217. O. Trescases, G. Wei, A. Prodić, W.T. Ng, Predictive efficiency optimization for dc-dc converters with highly dynamic digital loads. *IEEE Trans. Power Electron.* **23**, 1859–1869 (2008)
218. W. Al-Hoor, J. Abu-Qahouq, L. Huang, C. Ianello, W. Mikhael, I. Batarseh, Multivariable adaptive efficiency optimization digital controller, in *Proc. IEEE Power Electronics Specialists Conference (PESC)*, pp. 4590–4596, June 2008
219. A. Parayandeh, A. Prodić, Digitally controlled low-power dc-dc converter with segmented output stage and gate charge based instantaneous efficiency optimization, in *Proc. 1st IEEE Energy Conversion Conference and Exposition (ECCE)*, pp. 3870–3875, 2009

220. A. Parayandeh, B. Mahdavikhhah, S.S. Ahsanuzzaman, A. Radić, A. Prodić, A 10 MHz mixed-signal CPM controlled dc-dc converter IC with novel gate swing circuit and instantaneous efficiency optimization, in *Proc. 3rd IEEE Energy Conversion Conference and Exposition (ECCE)*, pp. 1229–1235, 2011
221. S. Effler, M. Halton, K. Rinne, Efficiency-based current distribution scheme for scalable digital power converters. *IEEE Trans. Power Electron.* **26**, 1261–1269 (2011)
222. S.H. Kang, D. Maksimović, I. Cohen, Efficiency optimization in digitally controlled Fly-back dc-dc converters over wide ranges of operating conditions. *IEEE Trans. Power Electron.* **27**, 3734–3748 (2012)
223. L. Corradini, D. Maksimović, P. Mattavelli, R. Zane, *Digital Control of High-Frequency Switched-Mode Power Converters* (Wiley-IEEE Press, Hoboken, 2015)
224. A. Dancy, A. Chandrakasan, Ultra low power control circuits for PWM converters, in *Proc. 28th IEEE Power Electronics Specialists Conference (PESC)*, vol. 1, pp. 21–27, June 1997
225. A. Dancy, R. Amirtharajah, A. Chandrakasan, High-efficiency multiple-output dc-dc conversion for low-voltage systems. *IEEE Trans. VLSI Syst.* **8**, 252–263 (2000)
226. E. O’Malley, K. Rinne, A programmable digital pulse width modulator providing versatile pulse patterns and supporting switching frequencies beyond 15 MHz, in *Proc. 19th IEEE Applied Power Electronics Conference and Exposition (APEC)*, vol. 1, pp. 53–59, 2004
227. A. Syed, E. Ahmed, D. Maksimović, E. Alarcon, Digital pulse width modulator architectures, in *Proc. 35th IEEE Power Electronics Specialists Conference (PESC)*, vol. 6, pp. 4689–4695, 2004
228. R.F. Foley, R.C. Kavanagh, W.P. Marnane, M.G. Egan, An area-efficient digital pulselwidth modulation architecture suitable for FPGA implementation, in *Proc. 20th IEEE Applied Power Electronics Conference and Exposition (APEC)*, vol. 3, pp. 1412–1418, Mar. 2005
229. V. Yousefzadeh, T. Takayama, D. Maksimović, Hybrid DPWM with digital delay-locked loop, in *Proc. 10th IEEE Workshop on Computers in Power Electronics (COMPEL)*, pp. 142–148, July 2006
230. J. Li, Y. Qiu, Y. Sun, B. Huang, M. Xu, D.S. Ha, F.C. Lee, High resolution digital duty cycle modulation schemes for voltage regulators, in *Proc. 22nd IEEE Applied Power Electronics Conference and Exposition (APEC)*, pp. 871–876, 2007
231. M. Norris, L. Platon, E. Alarcon, D. Maksimović, Quantization noise shaping in digital PWM converters, in *Proc. 38th IEEE Power Electronics Specialists Conference (PESC)*, pp. 127–133, June 2008
232. L.S. Ge, Z.X. Chen, Z.J. Chen, Y.F. Liu, Design and implementation of a high resolution DPWM based on a low-cost FPGA, in *Proc. IEEE Energy Conversion Congress and Exposition (ECCE)*, pp. 2306–2311, Sept. 2010
233. D. Navarro, O. Lucia, L.A. Barragan, J.I. Artigas, I. Urriza, O. Jimenez, Synchronous FPGA-based high-resolution implementations of digital pulse-width modulators. *IEEE Trans. Power Electron.* **27**, 2515–2525 (2012)
234. D. Costinett, M. Rodriguez, D. Maksimović, Simple digital pulse width modulator under 100 ps resolution using general-purpose FPGAs. *IEEE Trans. Power Electron.* **28**, 4466–4472 (2013)
235. A.V. Oppenheim, A.S. Willsky, S.H. Nawab, *Signals & Systems*, 2nd edn. (Prentice-Hall, 1996)
236. MathWorks, MATLAB & Simulink. <https://www.mathworks.com/>

237. D. Maksimović, R. Zane, Small-signal discrete-time modeling of digitally controlled PWM converters. *IEEE Trans. Power Electron.* **22**, 2552–2556 (2007)
238. A.V. Peterchev, S.R. Sanders, Quantization resolution and limit cycling in digitally controlled PWM converters. *IEEE Trans. Power Electron.* **18**, 301–308 (2003)
239. W. Stefanutti, P. Mattavelli, S. Saggini, G. Garcea, Energy-based approach for predicting limit cycle oscillations in voltage-mode digitally-controlled dc-dc converters, in *Proc. 21st IEEE Applied Power Electronics Conference and Exposition (APEC)*, pp. 1148–1154, Mar. 2006
240. H. Peng, A. Prodić, E. Alarcon, D. Maksimović, Modeling of quantization effects in digitally controlled dc-dc converters. *IEEE Trans. Power Electron.* **22**, 208–215 (2007)
241. R. Schreier, G.C. Temes, *Understanding Delta-Sigma Data Converters* (Wiley-IEEE Press, 2005)
242. H. Peng, D. Maksimović, Digital current-mode controller for DC-DC converters, in *Proc. 20th IEEE Applied Power Electronics Conference and Exposition (APEC)*, vol. 2, pp. 899–905, Mar. 2005
243. L. Corradini, E. Orietti, P. Mattavelli, S. Saggini, Digital hysteretic voltage-mode control for dc-dc converters based on asynchronous sampling. *IEEE Trans. Power Electron.* **24**, 201–211 (2009)
244. D. Chambers, D. Wang, Dynamic power factor correction in capacitor input off-line converters, in *Sixth National Solid-State Power Conversion Conference (Powercon 6)*, pp. B3–1 to B3–6, pp. B to B3-6, May 1979
245. R. Erickson, M. Madigan, S. Singer, Design of a simple high power factor rectifier based on the flyback converter, in *IEEE Applied Power Electronics Conference (APEC 1990)*, pp. 792–801, 1990
246. W.E. Rippel, Optimizing boost chopper charger design, in *Sixth National Solid-State Power Conversion Conference (Powercon 6)*, pp. Dl–1 to Dl–20, 1979
247. M.F. Schlecht, B.A. Miwa, Active power factor correction for switching power supplies. *IEEE Trans. Power Electron.* **2**, 273–281 (1987)
248. J. Sebastian, J. Uceda, J.A. Cobos, J. Arau, F. Aldana, Improving power factor correction in distributed power supply systems using PWM and ZCS-QR SEPIC topologies, in *IEEE Power Electronics Specialists Conference (PESC 1991)*, pp. 780–791, 1991
249. E. Yang, Y. Jiang, G. Hua, F.C. Lee, Isolated boost circuit for power factor correction, in *IEEE Applied Power Electronics Conference (APEC 1993)*, pp. 196–203, 1993
250. C.A. Canesin, I. Barbi, A unity power factor multiple isolated outputs switching mode power supply using a single switch, in *IEEE Applied Power Electronics Conference (APEC 1991)*, pp. 430–436, 1991
251. S. Freeland, *I. A Unified Analysis of Converters with Resonant Switches, II. Input-Current Shaping for Single-Phase Ac-dc Power Converters*, Ph.D. thesis, California Institute of Technology, 1988
252. M.J. Schutten, R.L. Steigerwald, M.H. Kheraluwala, Characteristics of load-resonant converters operated in a high power factor mode, in *IEEE Applied Power Electronics Conference (APEC 1991)*, pp. 5–16, 1991
253. J. Hong, E. Ismail, R. Erickson, I. Khan, Design of the parallel resonant converter as a low harmonic rectifier, in *IEEE Applied Power Electronics Conference (APEC 1993)*, pp. 833–840, 1993

254. I. Barbi, S.A.O.D. Silva, Sinusoidal line current rectification at unity power factor with boost quasi-resonant converters, in *IEEE Applied Power Electronics Conference (APEC 1990)*, pp. 553–562, 1990
255. R. Redl, L. Balogh, RMS, dc, peak, and harmonic currents in high-frequency power-factor correctors with capacitive energy storage, in *IEEE Applied Power Electronics Conference (APEC 1992)*, pp. 533–540, 1992
256. J. Sebastian, J.A. Cobos, P. Gil, J. Uceda, The determination of the boundaries between continuous and discontinuous conduction modes in PWM dc-to-dc converters used as power factor preregulators, in *IEEE Power Electronics Specialists Conference (PESC 1992)*, pp. 1061–1070, 1992
257. M. Nalbant, Design of a 1 kW power factor corrector, in *Power Conversion*, pp. 121–135, October 1989
258. R. Redl, B. Erisman, Reducing distortion in peak-current-controlled boost power factor correctors, in *IEEE Applied Power Electronics Conference (APEC 1994)*, pp. 576–583, 1994
259. C. Zhou, M. Jovanović, Design tradeoffs in continuous current-mode controlled boost power factor correction circuits, in *High Frequency Power Conversion Conference*, pp. 209–220, 1992
260. D. Maksimović, Design of the clamped-current high-power-factor boost rectifier, in *IEEE Applied Power Electronics Conference (APEC 1994)*, pp. 584–590, 1994
261. C. Canesin, I. Barbi, Analysis and design of constant-frequency peak-current-controlled high-power-factor boost rectifier with slope compensation, in *IEEE Applied Power Electronics Conference (APEC 1996)*, pp. 807–813, 1996
262. J. Lai, D. Chen, Design considerations for power factor correction boost converter operating at the boundary of continuous conduction mode and discontinuous conduction mode, in *IEEE Applied Power Electronics Conference (APEC 1993)*, pp. 267–273, 1993
263. C. Zhou, R. Ridley, F.C. Lee, Design and analysis of a hysteretic boost power factor correction circuit, in *IEEE Power Electronics Specialists Conference (PESC 1990)*, pp. 800–807, 1990
264. S. Ahmed, *Controlled On-Time Power Factor Correction Circuit with Input Filter*, Master's thesis, Virginia Polytechnic Institute and State University, Blacksburg VA, May 1990
265. M. Dawande, G. Dubey, Programmable input power factor correction method for switch mode rectifiers, in *IEEE Applied Power Electronics Conference (APEC 1993)*, pp. 274–280, 1993
266. J. Spangler, A. Behera, A comparison between hysteretic and fixed frequency boost converters used for power factor correction, in *IEEE Applied Power Electronics Conference (APEC 1993)*, pp. 281–286, 1993
267. D. Maksimović, Y. Jang, R. Erickson, Nonlinear-carrier control for high power factor boost rectifiers, in *IEEE Applied Power Electronics Conference (APEC 1995)*, pp. 635–641, 1995
268. R. Zane, D. Maksimović, Nonlinear carrier control for high power factor rectifiers based on flyback, Ćuk, or SEPIC converters, in *IEEE Applied Power Electronics Conference (APEC 1996)*, pp. 814–820, 1996
269. Z. Lai, K. Smedley, Y. Ma, Time quantity one-cycle control for power factor controllers, in *IEEE Applied Power Electronics Conference (APEC 1996)*, pp. 821–827, 1996

270. L. Rossetto, G. Spiazzi, P. Tenti, B. Fabiano, C. Licitr, Fast-response high-quality rectifier with sliding-mode control, in *IEEE Applied Power Electronics Conference (APEC 1993)*, pp. 175–181, 1993
271. W. Tang, Y. Jiang, G. Hua, F.C. Lee, I. Cohen, Power factor correction with flyback converter employing charge control, in *IEEE Applied Power Electronics Conference (APEC 1993)*, pp. 293–298, 1993
272. F.C. Schwarz, An improved method of resonant current pulse modulation for power converters, in *IEEE Power Electronics Specialists Conference (PESC 1975)*, pp. 194–204, 1975
273. M.J. Kocher, R.L. Steigerwald, An ac-to-dc converter with high quality input waveforms, in *IEEE Power Electronics Specialists Conference (PESC 1982)*, pp. 63–75, 1982
274. M. Schlecht, Time-varying feedback gains for power circuits with active waveshaping, in *IEEE Power Electronics Specialists Conference (PESC 1981)*, pp. 52–59, 1981
275. I. Khan, R.W. Erickson, Control of switched-mode converter harmonic-free terminal waveforms through internal energy storage, in *IEEE Power Electronics Specialists Conference (PESC 1986)*, pp. 13–26, 1986
276. K. Mahabir, G. Vergese, J. Thottuveilil, A. Heyman, Linear averaged and sampled data models for large signal control of high power factor ac-dc converters, in *IEEE Power Electronics Specialists Conference (PESC 1990)*, pp. 372–381, 1990
277. M. Madigan, R. Erickson, E. Ismail, Integrated high quality rectifier-regulators, in *IEEE Power Electronics Specialists Conference (PESC 1992)*, pp. 1043–1051, 1992
278. R. Ridley, Average small-signal analysis of the boost power factor correction circuit, in *Virginia Power Electronics Center Seminar*, (Blacksburg, VA), pp. 108–120, September 1989
279. M. Madigan, *Single-Phase High-Quality Rectifier-Regulators*, Ph.D. thesis, University of Colorado at Boulder, 1992
280. H. Mao, D. Boroyevich, A. Ravindra, F.C. Lee, Analysis and design of a high frequency three-phase boost rectifier, in *IEEE Applied Power Electronics Conference (APEC 1996)*, pp. 538–544, 1996
281. B.T. Ooi, J.C. Salmon, J.W. Dixon, A.B. Kulkarni, A three-phase controlled-current PWM converter with leading power factor. *IEEE Trans. Ind. Appl.* **23**(1), 78–84 (1987)
282. P. Tenti, L. Malsani, Three-phase ac/dc PWM converter with sinusoidal ac currents and minimum filter requirements. *IEEE Trans. Ind. Appl.* **23**(1), 71–77 (1987)
283. A.M. Majed, T.C. Green, B.W. Williams, Dynamic properties of a step-down sinusoidal current ac/dc converter under state-feedback control, in *IEEE Applied Power Electronics Conference (APEC 1993)*, pp. 161–167, 1993
284. M. Rastogi, N. Mohan, C. Henze, Three-phase sinusoidal current rectifier with zero current switching, in *IEEE Applied Power Electronics Conference (APEC 1994)*, pp. 718–724, 1994
285. A.R. Prasad, P.D. Ziogas, S. Manias, An active power factor correction technique for three-phase diode rectifiers, in *IEEE Power Electronics Specialists Conference (PESC 1989)*, pp. 58–66, 1989
286. J. Kolar, H. Ertl, F. Zach, Space vector based analysis of the input current distortion of a three phase discontinuous conduction mode boost rectifier system, in *IEEE Power Electronics Specialists Conference (PESC 1993)*, pp. 696–703, 1993

287. R. Itoh, K. Ishitaka, Three-phase flyback ac-dc converter with sinusoidal supply currents. *IEE Proc. Part B* **136**(4), 143–151 (1991)
288. O. Apeldoorn, P. Schmidt, Single transistor three-phase power conditioners with high power factor and isolated output, in *IEEE Applied Power Electronics Conference (APEC 1994)*, pp. 731–737, 1994
289. E.H. Ismail, R.W. Erickson, A single transistor three-phase resonant switch for high quality rectification, in *IEEE Power Electronics Specialists Conference (PESC 1992)*, pp. 1341–1351, 1992
290. Y. Jang, R. Erickson, New single-switch three-phase high power factor rectifiers using multiresonant zero current switching, in *IEEE Applied Power Electronics Conference (APEC 1994)*, pp. 711–717, 1994
291. Y. Jang, R. Erickson, Design and experimental results of a 6kW single-switch three-phase high power factor rectifier using multi-resonant zero current switching, in *IEEE Applied Power Electronics Conference (APEC 1996)*, pp. 524–530, 1996
292. J. Kolar, H. Ertl, F. Zach, Design and experimental investigation of a three-phase high power density high-efficiency unity-power-factor PWM (Vienna) rectifier employing a novel integrated power semiconductor module, in *IEEE Applied Power Electronics Conference (APEC 1996)*, pp. 514–523, 1996
293. S. Gatarić, D. Boroyevich, F.C. Lee, Soft-switched single-switch three-phase rectifier with power factor correction, in *IEEE Applied Power Electronics Conference (APEC 1994)*, pp. 738–744, 1994
294. J. Kolar, U. Drobniak, F. Zach, Vienna Rectifier II—a novel single-stage high-frequency isolated three-phase PWM rectifier system, in *IEEE Applied Power Electronics Conference (APEC 1998)*, pp. 23–33, 1998
295. R.L. Steigerwald, High frequency resonant transistor dc-dc converters. *IEEE Trans. Ind. Electron.* **31**, 181–191 (1984)
296. M. Cosby, R. Nelms, Designing a parallel-loaded resonant inverter for an electronic ballast using the fundamental approximation, in *IEEE Applied Power Electronics Conference (APEC 1993)*, pp. 413–423, 1993
297. M. Gulko, S. Ben-Yakov, Current-sourcing push-pull parallel-resonance inverter (CS-PPRI): Theory and application as a fluorescent lamp driver, in *IEEE Applied Power Electronics Conference (APEC 1993)*, pp. 411–417, 1993
298. Y. Cheron, H. Foch, J. Salesses, Study of a resonant converter using power transistors in a 25 kW X-ray tube power supply, in *IEEE Power Electronics Specialists Conference (PESC 1985)*, pp. 295–306, June 1985
299. S.D. Johnson, A.F. Witulski, R.W. Erickson, A comparison of resonant topologies in high voltage applications. *IEEE Trans. Aerosp. Electron. Syst.* **24**, 263–274 (1988)
300. Y. Murai, T.A. Lipo, High frequency series resonant dc link power conversion, in *IEEE Industry Applications Society Annual Meeting*, pp. 648–656, 1988
301. F.C. Schwarz, A doublesided cyclo-converter, in *IEEE Power Electronics Specialists Conference (PESC 1979)*, pp. 437–447, 1979
302. D. Divan, The resonant dc link converter: A new concept in static power conversion, in *IEEE Industry Applications Society Annual Meeting*, pp. 648–656, 1986
303. R.L. Steigerwald, A comparison of half-bridge resonant converter topologies, in *IEEE Applied Power Electronics Conference (APEC 1987)*, pp. 135–144, 1987

304. R. Severns, Topologies for three element resonant converters, in *IEEE Applied Power Electronics Conference (APEC 1990)*, pp. 712–722, 1990
305. M. Kazimierczuk, W. Szaraniec, S. Wang, Analysis and design of parallel resonant converter at high Q_L . *IEEE Trans. Aerosp. Electron. Syst.* **28**, 35–50 (1992)
306. R. King, T. Stuart, A normalized model for the half bridge series resonant converter. *IEEE Trans. Aerosp. Electron. Syst.* **17**, 190–198 (1981)
307. V. Vorperian, S. Ćuk, A complete dc analysis of the series resonant converter, in *IEEE Power Electronics Specialists Conference (PESC 1982)*, pp. 85–100, 1982, June 1982
308. R. King, T.A. Stuart, Inherent overload protection for the series resonant converter. *IEEE Trans. Aerosp. Electron. Syst.* **19**, 820–830 (1983)
309. A. Witulski, R. Erickson, Steady-state analysis of the series resonant converter. *IEEE Trans. Aerosp. Electron. Syst.* **21**, 791–799 (1985)
310. A. Witulski, R. Erickson, Design of the series resonant converter for minimum component stress. *IEEE Trans. Aerosp. Electron. Syst.* **22**, 356–363 (1986)
311. R. Oruganti, F.C. Lee, Resonant power processors, part 1: State plane analysis. *IEEE Trans. Ind. Appl.* **21**, 1453–1460 (1985)
312. C.Q. Lee, K. Siri, Analysis and design of series resonant converter by state plane diagram. *IEEE Trans. Aerosp. Electron. Syst.* **22**, 757–763 (1986)
313. S. Trabert, R. Erickson, Steady-state analysis of the duty cycle controlled series resonant converter, in *IEEE Power Electronics Specialists Conference (PESC 1987)*, pp. 545–556, 1987
314. K.D.T. Ngo, Analysis of a series resonant converter pulsedwidth-modulated of current-controlled for low switching loss, in *IEEE Power Electronics Specialists Conference (PESC 1987)*, pp. 527–536, 1987, June 1987
315. R. Oruganti, F.C. Lee, State plane analysis of the parallel resonant converter, in *IEEE Power Electronics Specialists Conference (PESC 1985)*, pp. 56–73, 1985, June 1985
316. S. Johnson, *Steady-State Analysis and Design of the Parallel Resonant Converter*, Master's thesis, University of Colorado, Boulder, 1986
317. S. Johnson, R. Erickson, Steady-state analysis and design of the parallel resonant converter. *IEEE Trans. Power Electron.* **3**, 93–104 (1988)
318. A. Bhat, M. Swamy, Analysis and design of a high-frequency parallel resonant converter operating above resonance. *IEEE Trans. Aerosp. Electron. Syst.* **25**, 449–458 (1989)
319. F.S. Tsai, P. Materu, F.C. Lee, Constant frequency, clamped mode resonant converters, in *IEEE Power Electronics Specialists Conference (PESC 1987)*, pp. 557–566, June 1987
320. V. Vorperian, S. Ćuk, Small-signal analysis of resonant converters, in *IEEE Power Electronics Specialists Conference (PESC 1983)*, pp. 269–282, June 1983
321. V. Vorperian, High-Q approximation in the small-signal analysis of resonant converters, in *IEEE Power Electronics Specialists Conference (PESC 1985)*, pp. 707–715, 1985
322. R. King, T. Stuart, Small-signal model for the series resonant converter. *IEEE Trans. Aerosp. Electron. Syst.* **21**, 301–319 (1985)
323. A. Witulski, A. Hernandez, R. Erickson, Small-signal equivalent circuit modeling of resonant converters. *IEEE Trans. Power Electron.* **6**, 11–27 (1991)
324. R. Fisher, K. Ngo, M. Kuo, A 500 kHz, 250 W dc–dc converter with multiple outputs controlled by phase-shifted PWM and magnetic amplifiers, in *High Frequency Power Conversion Conference*, pp. 100–110, May 1988

325. L. Mweene, C. Wright, M. Schlecht, A 1 kW, 500 kHz front-end converter for a distributed power supply system, in *IEEE Applied Power Electronics Conference (APEC 1989)*, pp. 423–432, 1989
326. R. Redl, L. Belogh, D. Edwards, Optimum ZVS full-bridge dc/dc converter with PWM phase-shift control: Analysis, design considerations, and experimental results, in *IEEE Applied Power Electronics Conference (APEC 1994)*, pp. 159–165, 1994
327. J.G. Cho, J.A. Sabate, F.C. Lee, Novel full bridge zero-voltage-transition PWM dc/dc converter for high power applications, in *IEEE Applied Power Electronics Conference (APEC 1994)*, pp. 143–149, 1994
328. O.D. Patterson, D.M. Divan, Pseudo-resonant full-bridge dc-dc converter, in *IEEE Power Electronics Specialists Conference (PESC 1987)*, pp. 424–430, 1987
329. R. Farrington, M. Jovanović, F.C. Lee, Analysis of reactive power in resonant converters, in *IEEE Power Electronics Specialists Conference (PESC 1992)*, pp. 197–205, 1992
330. D. Tuttle, *Network Synthesis*, vol. 1, Chapter 6 (Wiley, New York, 1958)
331. P. Vinciarelli, Forward converter switching at zero current, November 1983. U.S. Patent 4,415,959
332. K. Liu, R. Oruganti, F.C. Lee, Resonant switches: Topologies and characteristics, in *IEEE Power Electronics Specialists Conference (PESC 1985)*, pp. 106–116, 1985
333. M.F. Schlecht, L.F. Casey, Comparison of the square-wave and quasi-resonant topologies, in *IEEE Applied Power Electronics Conference (APEC 1987)*, pp. 124–134, 1987
334. K. Liu, F. C. Lee, Zero voltage switching technique in dc-dc converters, in *IEEE Power Electronics Specialists Conference (PESC 1986)*, pp. 58–70, 1986
335. W.A. Tabisz, F.C. Lee, Zero-voltage-switching multi-resonant technique—a novel approach to improve performance of high-frequency quasi-resonant converters, in *IEEE Power Electronics Specialists Conference (PESC 1988)*, pp. 9–17, 1988
336. W.A. Tabisz, M.M. Jovanović, F.C. Lee, High frequency multi-resonant converter technology and its applications, in *IEE International Conference on Power Electronics and Variable Speed Drives*, pp. 17–19, July p. 1–8, 1990
337. R. Farrington, M. Jovanović, F.C. Lee, Constant-frequency zero-voltage-switched multi-resonant converters: Analysis, design, and experimental results, in *IEEE Power Electronics Specialists Conference (PESC 1990)*, pp. 197–205, 1990
338. D. Maksimović, *Synthesis of PWM and Quasi-Resonant Dc-to-Dc Power Converters*, Ph.D. thesis, California Institute of Technology, January 1989
339. X. Zhou, X. Zhan, J. Liu, P. Wong, J. Chen, H. Wu, L. Amoroso, F. Lee, D. Chen, Investigation of candidate VRM topologies for future microprocessors, in *IEEE Applied Power Electronics Conference (APEC 1998)*, pp. 145–150, 1998
340. R. Redl, B. Molnar, N. Sokal, Class E resonant regulated dc-dc power converters: Analysis of operation and experimental results at 1.5 MHz. *IEEE Trans. Power Electron.* **1**(2), 111–120 (1986)
341. N. Sokal, A. Sokal, Class-E, a new class of high efficiency tuned single-ended switching power amplifiers. *IEEE J. Solid State Circuits* **10**, 168–176 (1975)
342. F.H. Raab, Idealized operation of class-E tuned power amplifier. *IEEE Trans. Circuits Syst.* **24**, 725–735 (1977)
343. K.D.T. Ngo, Generalization of resonant switches and quasi-resonant dc-dc converters, in *IEEE Power Electronics Specialists Conference (PESC 1987)*, pp. 395–403, 1987

344. V. Vorperian, Quasi-square wave converters: Topologies and analysis. *IEEE Trans. Power Electron.* **3**, 183–191 (1988)
345. D. Maksimović, Design of the zero-voltage-switching quasi-square-wave resonant switch, in *IEEE Power Electronics Specialists Conference (PESC 1993)*, pp. 323–329, 1993
346. Y. Jang, R. Erickson, New quasi-square wave and multi-resonant integrated magnetic zero voltage switching converters, in *IEEE Power Electronics Specialists Conference (PESC 1993)*, pp. 721–727, 1993
347. D. Maksimović, S. Ćuk, A general approach to synthesis and analysis of quasi-resonant converters. *IEEE Trans. Power Electron.* **6**, 127–140 (1991)
348. R. Erickson, A. Hernandez, A. Witulski, R. Xu, A nonlinear resonant switch. *IEEE Trans. Power Electron.* **4**, 242–252 (1989)
349. I. Barbi, D. Martins, R.D. Prado, Effects of nonlinear resonant inductor on the behavior of zero-voltage switching quasi-resonant converters, in *IEEE Power Electronics Specialists Conference (PESC 1990)*, pp. 522–527, 1990
350. P. Vinciarelli, Optimal resetting of the transformer's core in single-ended forward converters. U.S. Patent Reissue No. Re. 36,098
351. C. Duarte, I. Barbi, A family of ZVS-PWM active-clamping dc-to-dc converters: Synthesis, analysis, design, and experimentation. *IEEE Trans. Circuits Syst. I Fundam. Theory Appl.* **44**, 698–704 (1997)
352. P. Heng, R. Oruganti, Family of two-switch soft-switched asymmetrical PWM dc/dc converters, in *IEEE Power Electronics Specialists Conference (PESC 1994)*, pp. 85–94, 1994
353. K. Yoshida, T. Ishii, N. Nagagata, Zero-voltage switching approach for flyback converter, in *IEEE International Telecommunications Energy Conference (INTELEC '92)*, pp. 324–329, October 1992
354. R. DeDoncker, J. Lyons, The auxiliary resonant commutated pole converter, in *IEEE Industry Applications Society Annual Meeting*, pp. 1228–1235, 1990
355. R. Teichmann, S. Bernet, Investigation and comparison of auxiliary resonant commutated pole converter topologies, in *IEEE Power Electronics Specialists Conference (PESC 1988)*, pp. 15–23, 1998, May 1998
356. W. McMurray, Resonant snubbers with auxiliary devices. *IEEE Trans. Ind. Appl.* **29**(2), 355–361 (1993)

Index

A

Air gap

- in ac inductor, 501
- in coupled inductor, 448, 471, 473
- in flyback transformer, 449, 478
- in inductor, 416–418, 445, 459–462, 462, 464
- in transformer, 421

A_L (mH/1000 turns), 465

American wire gauge (AWG)

- choice of, 465, 473, 491, 502
- data, 1049–1050
- design examples, 476, 479, 495, 499
- vs. skin depth, 428

Amorphous alloys, 425

Amp-second balance, *see* capacitor charge balance

Ampere's law, 411, 414, 416, 431

Analog-to-digital (A/D) conversion, 805, 807

- quantization effects, 830–838
- realization of, 837
- sampling, 810

Apparent power, 858

Artificial ramp

- circuit, 741, 741–743
- effect on CCM transfer functions, 754–755
- effect on CPM boost low-harmonic rectifier, 886–889
- effect on line-to-output transfer function of CCM buck, 758
- effect on noise immunity of CPM controller circuits, 745
- effect on small-signal CCM models, 746, 749
- effect on small-signal DCM models, 780–786
- effect on stability of CPM controllers, 742–745
- in simulation model, 764

introduction into CPM controllers, 738–746

Asymptotes, *see* Bode plots

Audiosusceptibility $G_{vg}(s)$, *see* Line-to-output transfer function

Average current control

- boost design example, 791–797

feedforward, 883–885

in low-harmonic rectifier systems, 881–886

modeling of, 786–797

transfer functions, 788–791

Average power

and Fourier series, 850–853

in nonsinusoidal systems, 850–857

modeled by power source element, 593–598, 608–609

power factor, 854–857

predicted by averaged models, 59

sinusoidal phasor diagram, 858–859

Averaged switch modeling, 547–578

buck, boost, and buck-boost forms, 558–565

combined CCM/DCM simulation model, 608–621

derivation by circuit averaging, 548–558

examples

buck-boost transient simulation, 575–578

CCM SEPIC, 549–558

nonideal SEPIC, 572–574

SEPIC with conduction loss, 569–571

in discontinuous conduction mode, 589–598

of current-programmed CCM converters, 733–738

of ideal DCM switch networks, 595

prediction of indirect power, 555–558

- Averaged switch modeling (*cont.*)
 simulation of CCM, 568
 simulation with conduction loss, 571–572
- Averaging
 ac models of buck, boost, and buck-boost converters, 233
 ac models of buck, boost, and buck-boost converters, 234
 accuracy in prediction of conduction losses, 60
 approximation, discussion of, 222–225
 approximation, discussion of, 218
 basic approach, 220–242
 capacitor charge balance, 24
 diode-induced switching loss in boost converter, 94–98
 diode-induced switching loss in buck converter, 90–93
 flyback ac model, 234–242
 inductor volt-second balance, 23
 introduction to, 215–220
 modeling 3 ϕ converters, 919–921
 modeling rectifier output, 900–905
 of inductor current in CPM, 747
 of quasi-resonant converters, 1003–1025
 state-space, 251–271
 to find dc component, 6, 16
- B**
- Ballast, electronic, 933–934
 resonant inverter design, 957–973
- Battery charger, 8, 74
- B–H* loop
 core loss, 423–424
 in a conventional transformer, 180, 447
 in a coupled inductor, 448
 in a filter inductor, 445
 in a flyback transformer, 449, 479
 in an ac inductor, 446
 modeling of, 412–413
- Bidirectional dc–dc converters, 74
- Bipolar junction transistor (BJT)
 breakdown mechanisms in, 114–115
 construction and operation of, 111–115
 current focusing, 114
 idealized switch characteristics, 69–71
 on resistance, 56, 111–113
 quasi-saturation, 115
 storage time, 113
 stored minority charge in, 111–114
 switching waveforms, 112–115
- Bode plots
 asymptote analytical expressions, 293
 CCM buck-boost example, 309–314
 combinations, 290–293
 complex poles, 294–297
 definitions, 279–281
 frequency inversion, 289–290
 graphical construction of, 317–331
 addition of asymptotes, 318–322
 closed-loop transfer functions, 353
 division, 325–331
 parallel combination, 322–324
 parallel resonance, 323–324
 parallel resonant converter, 950
 reactance graph paper, 324
 series resonance, 320–322
 series resonant converter, 945
 real pole, 281–285
 real zero, 287
 right half-plane (RHP) zero, 288, 315, 317
 transfer functions of buck, boost, buck-boost converters, 315
- Body diode, *see* MOSFET
- Boost converter
 as inverted buck converter, 164–165
 as low-harmonic rectifier, 872–875
 averaged switch model, DCM, 598
 current-programmed
 small-signal ac model, CCM, 731
 DCM characteristics, 152
 equivalent circuit modeling of
 steady state, CCM, 49–54
 modeling switching loss in, 94–98
 nonideal analysis of, 46–49
 quasi-resonant zero-current switching, 1013
 semiconductor conduction losses in, 56–60
 small-signal ac model
 CCM, 233, 251
 DCM, 598–608
 steady-state analysis of
 CCM, 24–29
 DCM, 145–152
 transfer functions, CCM, 315
 with capacitor ESR, 264–271
- Bootstrap power supply, 107
- Bridge configuration (dc–dc converters)
 boost-derived full bridge, 198–201
 buck-derived full bridge, 181–185
 buck-derived half bridge, 185–186
 full bridge transformer design example, 496–499

- minimization of transformer copper loss in, 468–470
- Bridge configuration (inverters)
single phase, 7, 170–173
three phase, 74, 174, 174
- Buck 3 ϕ inverter, *see* Voltage source inverter
- Buck converter, 15
analysis of closed-loop regulator via feedback theorem, 528–540
as a high power factor rectifier, 875
current-programmed
averaged switch model, CCM, 733–738
- DCM characteristics, 152
employing synchronous rectifier, 78–79
equivalent circuit modeling of
steady-state, CCM, 54–56
multi-resonant realization, 1019–1020
quasi-resonant realizations
zero-current switching, 1003–1015
zero-voltage switching, 1018
quasi-square wave realization, 1020–1025
small-signal ac model
DCM, 604–605
small-signal ac model, CCM, 251
steady-state analysis of
CCM, 15–24
DCM, 140–145, 598
switching loss in, 80–82, 90–93
transfer functions, CCM, 315
transfer functions, DCM, 605–606
- Buck-boost converter, *see also* Flyback converter
as low-harmonic rectifier, 878–880
averaged switch model, DCM, 589–606
current-programmed
ac simple model, CCM, 729–733
dc–3 ϕ ac inverter, 76
DCM characteristics, 152, 595–598
ideal circuit and conversion ratio, 17
simulation of, 575–578
small-signal ac model, CCM, 251
small-signal ac model, DCM, 604–605
state-space averaging of, 259–264
transfer functions, CCM, 315
transfer functions, DCM, 606
transformer isolation in, 194–198
- C**
- Canonical circuit model, 245–251
development of, 245–247
manipulation into canonical form, 248–250
results for basic converters, 250–251
- Capacitor charge balance
boost converter example, 27
Ćuk converter example, 32
definition, 24
in discontinuous conduction mode, 140, 143
nonideal boost converter examples, 48, 58
- Capacitor equivalent series resistance (ESR), 264, 862
- Capacitor voltage ripple
boost converter example, 29
buck converter example, 35–37
Ćuk converter example, 35
in converters containing two-pole filters, 35–37
- Charge balance, *see* Capacitor charge balance
- Circuit averaging, 548–554
- Compensators, *see also* Control system design
design example, 383–392
discrete-time, 812, 822–830
introduction, 347
lag, 380–382
lead, 377–379
lead-lag, 382–383
PD, 377–379
PI, 380–382
PID, 382–383
Complex power, 858
- Computer power supply, 8
- Conduction loss, *see* Copper loss, Semiconductor conduction loss
- Conductivity modulation, 79–80, 88, 101, 111–113, 115
- Continuous time to discrete time mapping, 817–821
backward Euler approximation, 814
bilinear (Tustin), 817
forward Euler approximation, 814
trapezoidal approximation, 813
with prewarping, 819
- Control system design, *see also* Compensators, Negative feedback, 347–407
closed-loop transfer functions, 350–358
compensation, 376–392
design example, 383–392
digital control loop, 806–812, 822–827
for low-harmonic rectifiers
approaches, 880–894
control of dc output, 895–905
modeling average current control, 786–797
phase margin
Nyquist stability criterion, 364–369
test, 359

- Control system design (*cont.*)
 vs. closed-loop peaking, 370–373
 vs. closed-loop transient response, 373–376
 stability, 358–375
 voltage regulator
 block diagram, 347–349
 design specifications, 376–377
- Control-to-output transfer function
 of current programmed converters, 736–737, 752–760
 of DCM converters, 604–606, 621
 simulation of, 611–618
- Control-to-output transfer function $G_{vd}(s)$
 by graphical construction, 330
 input filter, effect of, 677–685
 of CCM buck, boost, and buck-boost converters, 315
 predicted by canonical model, 247
- Conversion ratio M , *see also* Switch conversion ratio μ
 by sinusoidal approximation, 938–944
 in low-harmonic rectifiers, 870–872
 modeling of, 44
 of Ćuk converter, 33, 598
 of boost, 17, 151, 598
 of buck, 17, 145, 598
 of buck-boost, 17, 152
 of buck-boost, 598
 of loss-free resistor networks, 597
 of parallel resonant converter, 947–950, 983–988
 of resonant switch converters, 1012
 of SEPIC, 598
 of series resonant converter, 944–947, 977–983
- Cooling system
 size vs. Q , 2
- Copper loss
 allocation of window area to minimize, 465–470, 487–488
 high frequency effects
 proximity effect, 442
 skin effect, 426
 inductor design to meet specified, 459–465
 low frequency, 426
 modeling in converters, 46–54
 multiple winding design to meet specified, 470–473
- Core loss, 423–425, 479–481
- Correction factor, *see* Extra element theorem
- Coupled inductors, 448
 design, 470–473
- in Ćuk and SEPIC converters, 453–454
 in flyback converter, 476–481
 in multiple-output buck-derived converters, 448, 474–476
- Crossover frequency, 354, 355, 359, 364, 365, 372, 377
- Ćuk converter
 as low-harmonic rectifier, 875, 908
 conversion ratio $M(D)$, 33, 598
 DCM averaged switch model of, 598
 derivation by cascade connection, 168
 derivation by rotation of three-terminal cell, 170
 steady-state analysis of, 30–35
 transformer design example, 492–496
- Current injection, 396–397
- Current mode, *see* Current programmed control
- Current programmed control, 725–799
 ac modeling of
 CCM more accurate model, 746–760
 CCM simple approximation, 728–738
 via averaged switch modeling, CCM, 733–738
 via averaged switch modeling, DCM, 779–786
 addition of input filter to, 760–763
 artificial ramp, 741–746
 average current control, 786–797
 controller circuit, 725
 controller small-signal block diagram, 746–752
 high-frequency dynamics, 772–779
 in full-bridge buck converters, 184, 726
 in half-bridge buck converters, 186, 727
 in low-harmonic rectifiers, 886–889
 in push-pull buck converters, 193
 oscillation for $D > 0.5$, 738–746
 simulation of, 763–769
 susceptibility to noise, 727
 with voltage feedback, 769–772
- Current ripple, *see* Inductor current ripple
- Current source inverter, 174
- Current-fed bridge, 176
- Current-programmed control
 controller circuit, 725
- Cycloconverter, 1, 76
- D**
- Damping, *see also* Q factor, Input filters
 by two resistive elements, high- Q approximation, 301–304
 of input filters, 678, 691–704
 Q factor, 295
 vs. load step response, 375–376
 vs. overshoot, 373–375

- vs. phase margin, 370–373
- DC conversion ratio, *see* Conversion ratio M
- DC transformer model
 - derivation of, 43–46
 - in a nonideal boost converter, 51
 - in a nonideal buck converter, 55
 - in canonical model, 245
 - in small-signal ac model of boost with capacitor ESR, 271
 - in small-signal ac models, 231, 233
 - manipulation of circuits containing, 45
- Deadtime, 109
- Decibel (dB), 280
- Design-oriented analysis, techniques of
 - analytical expressions for asymptotes, 279, 293
 - analytical expressions for salient features, 310, 315
 - approximate factorization, 304–308
 - closed-loop peaking vs. phase margin, 370–373
 - damping the internal resonances of the SEPIC, 644–648
 - extra element theorem, 625–648
 - feedback theorem, 510–540
 - frequency inversion, 289–290, 293
 - graphical construction
 - of Bode plots, 317–331
 - of closed-loop transfer functions, 353–358
 - high- Q approximation, 301–304
 - input filter design inequalities, 684–685, 689, 692, 706
 - introduction to, 277–279
 - introduction to null double injection, 509–510
 - low- Q approximation, 298–301
 - n -extra element theorem, 648–668
 - philosophy of, 277
- Digital control, 805
 - compensator design, 822–827
 - control loop, 806–812
 - delay in the control loop, 811
 - design example, 824–827
 - design procedure, 823
 - discrete-time systems, 812–821
 - implementation, 827–838
 - quantization effects, 830–836
- Digital pulse-width modulation (DPWM), 805, 807–812
 - quantization effects, 830–838
 - realization of, 836–837
 - sampling, 810
- Diode
 - antiparallel, 72–73
- characteristics of, 89
- fast recovery, 88
- forward voltage drop, *see also* Semiconductor conduction losses, 56, 87–89
- freewheeling, 71
- parallel operation of, 89
- recovered charge Q_r , 87, 92, 997, 998
- recovery mechanisms, 85–87
- Schottky, 88
- SiC, 89, 105
- snubbing of, 999
- soft recovery, 87
- switching loss, 90–98, 997, 998, 1000
- switching waveforms, 86, 90
- wide bandgap, 89
- zero-current switching of, 953
- zero-voltage switching of, 955
- Direct forward transmission through feedback path G_0 , 512
- Discontinuous conduction mode (DCM), 135–154, 585–624
 - boost converter analysis, 145, 152
 - buck converter analysis, 140, 145
 - current programmed control, 779–786
 - equivalent circuit modeling of, 585–622
 - high-frequency dynamics in, 618–621
 - in low-harmonic rectifiers
 - boost rectifier, 873–875
 - flyback rectifier, 878–880
 - in parallel resonant converter, 984–988
 - in series resonant converter, 979–983
 - mode boundary
 - in boost rectifier, 875
 - vs. load current and R_e , 598
 - vs. K , 135–140
 - origin of, 135–140
 - results for basic converters, 152
 - simulation of, 608–618
 - small-signal ac modeling of, 600–606
 - to reset forward transformer, 190
- Displacement factor, 855, 858
- Distortion factor, 855–856, *see also* Total harmonic distortion
 - of single phase rectifier, 856–857
- Distributed power system, 8
- Duty ratio D
 - complement of, 16
 - definition of, 16
 - effect of switching times on, 90, 94

- E**
- Eddy currents
 - in magnetic cores, 424–425
 - in winding conductors, 426–430
 - Effective resistance R_e
 - in DCM averaged switch model, 592–598
 - in loss-free resistor model, 592–598
 - in resonant converter models
 - with capacitive filter network, 942
 - with inductive filter network, 949
 - Efficiency, 1
 - calculation via averaged model, 52, 59
 - converter Q , 2
 - of boost converter
 - low-harmonic rectifier, 910–917
 - nonideal dc-dc, 52
 - vs. switching frequency, 126
 - Electric vehicle powertrain, 9
 - Emulated resistance R_e , 868
 - Equilibrium, *see* Steady state
 - Equivalent circuit modeling
 - of CCM converters operating in steady state, 43–61
 - of converters having pulsating input currents, 54–56
 - of diode-induced switching loss, 90–98
 - of flyback converter, CCM, 197
 - of ideal rectifiers, 868–870, 885, 896–900
 - of switch networks
 - DCM, 589–598
 - small-signal ac models
 - canonical, 250–251
 - CCM, 230–234
 - DCM, 600–606
 - Equivalent series resistance (*esr*) of capacitor, *see* Capacitor equivalent series resistance (ESR)
 - Experimental techniques
 - measurement of impedances, 333–336
 - grounding problems, 334
 - measurement of loop gains
 - by current injection, 396–397
 - by voltage injection, 394–395
 - of an unstable system, 397–398
 - measurement of small-signal transfer functions, 332–333
 - Extra element theorem, 625–673
 - applications of
 - damping a two-section input filter, 700–704
 - damping the internal resonances of the SEPIC, 644–648
 - input filter design, 679–691
- F**
- Factorization, approximate
 - approximate roots of arbitrary degree polynomial, 304–308
 - graphical construction of Bode diagrams, 317–331
 - high Q approximation, 301–304
 - low Q approximation, 298–301
 - Faraday's law, 410–411
 - Feedback theorem, 510–540
 - buck regulator example, 528–540
 - derivation of, 513–518
 - gain G_0 , 512
 - ideal forward gain G_∞ , 512
 - loop gain T , 511
 - null loop gain T_n , 512
 - op amp PD compensator example, 519–528
 - reciprocity relationship, 518
 - summary of, 510–513
 - Ferrite
 - applications of, 446, 447, 474–481, 494–497
 - core loss, 424, 425
 - core tables, 1044–1048
 - saturation flux density, 413
 - Fill factor, *see* K_u
 - Filter inductor
 - B–H loop of, 444
 - design of
 - derivation of procedure, 459–464
 - K_g design procedure, 464–465
 - Flux Φ , 410, 413, 415–417, 461
 - Flux density B
 - definition, 410
 - saturation, 412–413, 415
 - Flux-linkage balance, *see* Inductor volt-second balance
 - Flyback converter, *see also* Buck-boost converter
 - ac model of, 234–242
 - derivation of, 194–195
 - modeling losses in, 210
 - multiple outputs, 198, 211
 - steady-state analysis of, 195–197
 - two transistor version, 205
 - Flyback transformer, 195, 449

- Forward converter, *see also* Buck converter, 187–192
 steady-state analysis of, 187–191
 transformer reset mechanisms, 187–191
 transformer utilization in, 192
 two-transistor version, 191
- Four-quadrant switch, *see* Switch
- Freewheeling diode, 71
- G**
- G_∞ (ideal closed-loop forward gain), 512
- G_0 (open-loop disturbance transfer function, or direct forward transmission), 512
- GaN
- 2D electron gas, 106
 - FET, 105
 - reverse conduction, 106
- Gate driver, 107–111
- bootstrap power supply, 107
 - deadtimes, 108
 - undervoltage lockout (UVLO), 108
- Gate turn-off thyristor (GTO), 121
- Graphical construction of Bode plots, *see* Bode plots
- Gyrator characteristic of SRC, 980
- H**
- H-bridge, 7, 181–185
- Half bridge
- gate drive considerations, 107–111
 - transformer-isolated buck-derived, 185
- Harmonic correction, 922
- Harmonic loss factor F_H , 442
- Harmonics in power systems
- average power vs. Fourier series, 850–853
 - distortion factor, 855
 - in three-phase systems, 859–861
 - neutral currents, 859–861
 - power factor, 854–857
 - rectifier harmonics, 856–857
 - root-mean-square value of waveform, 853
 - total harmonic distortion, 856
- HEMT, 106
- Hot spot formation, 89, 115, 121
- Hysteric control, 889
- I**
- Ideal rectifier, *see also* Low harmonic rectifiers
- in converter systems, 895–905
 - properties of, 868–870
 - realization of, 870–880
- three-phase, 917
- Indirect power, 555–558
- Inductor copper loss, *see* Copper loss
- Inductor current ripple
- boost example, 29
 - buck example, 20–22
 - calculation of, 21
 - Ćuk converter example, 35
 - in a filter inductor, 444
 - in an ac inductor, 446
 - in converters containing two-pole filters, 37
 - magnitude vs. DCM, 139
- Inductor design
- ac inductor design
 - derivation, 500–501
 - procedure, 501–502
 - filter inductor design
 - derivation, 459–464
 - K_g design procedure, 464–465
- Inductor volt-second balance
- boost converter example, 27
 - buck converter example, 24
 - Ćuk converter example, 32
 - definition, 23
 - in discontinuous conduction mode, 140
- Input filters, 675–723
- cascaded filter sections, 700–704
 - conducted EMI, attenuation of, 675–676
 - conducted susceptibility, 676
 - damping of
 - objectives, 689–692
 - $R_f - C_b$ parallel damping, 694–696
 - $R_f - L_b$ parallel damping, 696–698
 - $R_f - L_b$ series damping, 698
 - effect on control-to-output transfer function
 - buck example, 676–679
 - general result, 679–682, 684–685
 - introduction of RHP zeroes, 690
 - with current mode control, 760–763
 - effect on output impedance, 682
 - impedance inequalities for design, 684–685, 762–763
 - negative incremental input resistance, 682–684
 - stability criteria, 704–720
- Input port, converter
- ac equivalent circuit model, 231
 - ac modeling of, 226–227
 - boost static characteristics, 872–875, 887–888
 - modeling via state-space averaging, 260
 - steady-state modeling of, 54–56
- Inrush current, 897

- Insulated-gate bipolar transistor (IGBT)
 construction of, 115–119
 current tailing in, 116, 122
 equivalent circuit, 116
 forward voltage drop, modeling of, 119
 idealized switch characteristics, 70
 parallel operation of, 119
 switching loss in, 118
- Inverters, 1
 high frequency, 933–934, 958–973
 single phase, 7, 73, 170–173
 three phase, 74, 76, 174, 174
- Iron laminations, 413, 424
- K**
- K , dimensionless parameter
 critical value $K_{crit}(D)$, 138–140, 144–147, 151–152
 DCM boundary, 139–140, 146–147, 152
 steady-state DCM analysis, 144–145, 151–153, 597
- K_g , core geometrical constant
 definition of, 463–464, 1043
 ferrite core tables of, 1044–1048
 filter inductor design using, 464–465
 multiple winding magnetics design using, 470–473
- K_{gfe} , ac core geometrical constant
 ac inductor design using, 499–502
 definition of, 489, 1043
 ferrite core tables of, 1044–1048
 transformer design using
 derivation, 486–490
 examples, 492–499
 first-pass procedure, 490–492
- K_u , window utilization factor, 462
- L**
- LCC resonant converter, 933, 961, 964–967, 969
- Lenz's law, 411, 424, 426, 428
- Line-to-output transfer function $G_{vg}(s)$
 by graphical construction, 331
 closed-loop, 351, 355
 control system design of, 376, 389, 390
 in closed-loop block diagram, 386
 of CCM buck, boost, and buck-boost converters, 315
 of DCM converters, 605
 predicted by canonical model, 247
- Linear ripple approximation, *see* Small ripple approximation
- Litz wire, 440
- LLC resonant converter, 933, 972–973
- Loop gain, *see also* Control system design,
 Negative feedback, Feedback theorem
 buck regulator example, 537
 compensator design, 376–392
 crossover frequency, 354
 definition based on block diagram, 351
 definition based on null double injection, 511
 effect on closed-loop disturbance transfer functions, 351
 effect on closed-loop reference-to-output transfer function, 353
 measurement of, 392–398
- null loop gain, 512
- op amp example, 522
- phase margin test, 359
- Loss-free resistor model
 averaged switch model of DCM, 592–598
- ideal rectifier model
 single phase, 868–870
 three phase, 917
- Low harmonic rectifiers, *see also* Ideal rectifiers, *see also* Ideal rectifiers
- controller schemes
 average current control, 881–886
 critical conduction mode, 889–892
 current programmed control, 886–889
 hysteretic control, 889
 nonlinear carrier control, 892–894
- modeling of
 efficiency and losses, 910–917
 low-bandwidth control loop, 900–905
 rms calculations in, 905–910
- M**
- Magnetic circuits, 415–418
- Magnetic field H , 409, 412–413
- Magnetics, 409–451
 ac inductor design, 499–502
 basic relationships, 409–415
 copper loss, 426, 463, 487–488
 core loss, 423–425, 486–487
 coupled inductor design, 465–476
 flyback transformer design, 476–481
 inductor design, 459–465
 magnetic circuits, 415–418
 magnetic devices, types of, 444–449
 optimizing ΔB to minimize total loss, 485, 488–490

- optimizing window allocation to minimize copper loss, 465–470
- proximity effect, 426–442
- transformer basics, 178–181, 418–423
- transformer design, 485–499
- Magnetizing current, 180, 420
- Magnetomotive force (MMF)
- definition, 409
 - effect of interleaving on, 438–440
 - in magnetic circuits, 415–417
 - MMF diagrams, 431–432, 434
- Majority carrier devices, *see also* MOSFET, Schottky diode, 79
- Matrix converter, 76
- Mean length per turn (*MLT*)
- definition, 463
 - ferrite core tables, 1044–1048
- Measurement of transfer functions and loop gains, *see* Experimental techniques
- Minority carrier devices, *see also* Bipolar Junction Transistor, Diode, Insulated Gate Bipolar Transistor, 79
- Modulation index, 921
- MOSFET
- as a current-bidirectional switch, 72
 - as a synchronous rectifier, 78
 - body diode, 72, 101
 - capacitances, 101
 - characteristics, 101
 - conduction loss, modeling of, 56–60
 - construction, 99
 - deadtime, 109
 - gate drivers, 107–111
 - idealized switch characteristics, 70
 - parasitic BJT, 101
 - SiC, 103–105
 - snubber, 1001
 - superjunction, 103
 - switching loss induced by C_{ds} , 123, 1000
 - switching loss with clamped inductive load, 80
 - zero-voltage and zero-current switching of, 1002–1003
- Motor drive, 9
- Multiplying controller, *see also* Average current control, current programmed control, 884–886
- Multiresonant switch, 1019–1020
- N**
- n -extra element theorem, 648–668
- bridge-T filter example, 658–661
- damped input filter example, 662–668
- frequency inversion, 661–668
- introduction, 649–653
- procedure, 653–654
- two-section LC filter example, 654–658
- Negative feedback, *see also* Control system design
- effect on bandwidth, 355
 - effects of, on network transfer functions, 350–353
 - objectives of, 215, 347–351
 - reduction of disturbances by, 355–358
 - reduction of sensitivity to variations in forward gain, 353
- Nonlinear carrier control, 892–894
- Nonminimum phase zero, *see* Right half-plane zero
- Null loop gain T_n , 512
- Nyquist stability criterion, 360–369
- encirclements of –1 point, 363
 - input filter stability analysis, 718–720
 - modification of Nyquist contour for special cases, 367–369
 - Nyquist contour, 362–363
 - phase margin, 364
 - principle of the argument, 360–362
 - stability test, 363–364
 - three crossover frequencies, 365–367
- O**
- Op amp compensator circuit
- analysis via feedback theorem, 519–528
- Output characteristics
- of LLC, 973
 - of parallel resonant converter, 986
 - of resonant inverters, 958–960, 975
 - of series resonant converter, 982–983
- Output impedance $Z_{out}(s)$
- predicted by canonical model, 247
- Overshoot, 373–375
- P**
- Parallel resonant converter
- analysis via sinusoidal approximation, 947–950
 - dependence of transistor current on load, 961
 - exact analysis, 983–988
 - introduction to, 933
- Passthrough mode, 98
- Permeability
- definition, 412–413
 - of free space μ_0 , 412
 - relative μ_r , 412

- Phase asymptotes
 complex poles, 296–297
 inverted forms, 289
 real pole, 284–285
 real zero, 287
 RHP zero, 288
- Phase margin, 359, 366, 369, 373
 in Nyquist stability criterion, 364–367
 input filter, undamped, effect on, 691
 modification of by input filter, 678, 706–710
 stability test, 359
 vs. closed-loop damping factor, 370–373
- Powdered iron, 413, 425
- Power factor, *see also* Total harmonic distortion,
 Displacement factor, Distortion factor
 definition of, 854
 single-phase rectifier, 856–857
 with sinusoidal voltage, 855–857
- Power sink element
 definition of, 594
 input port characteristic of ideal switching
 regulator, 682
- Power source element
 definition of, 593–598
 in ac-to-dc power supply system, 897–898
 in averaged switch models
 current programmed mode, CCM, 734–735
 in DCM switch networks, 594
 in ideal rectifier model, 869, 918
 in switched-mode regulators, 682–684
 linearization of, 603–604
 properties of, 596–598
- Proximity effect, 426–442
 interleaving, effect on, 438–440
 layer copper loss, 434–435
 Litz wire, effect of, 440
 MMF diagrams, 436–440
 PWM waveform harmonics, 441–442
 simple explanation, 428–430
 transformer design procedure, accounting for,
 488
 winding loss, total, 436–438
 winding porosity η , 433
- Pulse-width modulation (PWM), 4–6
 digital, 805, 807–812, 836–837
 modeling of pulse-width modulator, 242–245
 operation of pulse-width modulator, 242–243
 spectrum of PWM waveform, 216
- Push-pull isolated converters
 based on boost converter, 201
 based on buck converter, 192–193
 based on Watkins-Johnson converter, 201
- Q**
- Q* factor
 closed-loop vs. phase margin, 370–373
 converter quality factor, 2
 finding analytical expression for, 311
 graphical determination of, 321–324
 high *Q* approximation, 301–304
 load step response vs., 375–376
 low *Q* approximation, 298–301
 of complex poles, 295
 overshoot vs., 373–375
 predicted by canonical model, 315
- Quasi-resonant converters, *see also* Multiresonant
 converters, Quasi-square wave converters
 zero-current switching, 1003–1015
 full wave, 1014–1015
 half wave, 1005–1014
 zero-voltage switching, 1017–1018
- Quasi-square wave converters, 1020–1025
- Quasi-static approximation, 886
- Quiescent operating point, 218, 227, 233,
 244
- R**
- Reactive power
 definition, 858
- Rectifiers, 1
 energy storage in single phase, 895–900
 high quality, 849
 ideal, 868–870
 ideal three phase, 917–922
 in resonant dc–dc converter, 934, 940
 in resonant dc–dc converter, 942,
 947–949
 line-commutated
 single-phase, 856–857
- Reluctance \mathcal{R} , 416
- Resonance
 Bode plot of complex poles, 294–297
 damping of, 691–698
 graphical construction examples, 321–324
 parallel resonant circuit, 322–324
 series resonant circuit, 320–322

- Resonant converters, *see also* Quasi-resonant converters, Multi-resonant converters, Quasi-square wave converters, Zero-voltage transition converters, 933–988
 analysis by sinusoidal approximation, 938–944
 LCC, 960–971
 LLC, 972–973
 parallel resonant converter, 947–950, 983–988
 properties of, 957–973
 series resonant converter, 944–947, 977–983
 soft switching in, 951–955
- Resonant inverters, design of, 957–976
 dependence of transistor current on load, 960–965
 LCC example, 967–971
 LLC example, 972–973
 output characteristic, 958–960
 results for basic tank networks, 973–976
 ZCS/ZVS boundary, 965–967
- Resonant link converters, 935
- Right half-plane zero
 Bode plot, 288
 caused by input filter, 690
 origins of, 316–317
- Ripple, switching, 18–22, 35–37, 135–139, 216, 224
- Root mean square value
 comparison of ideal rectifier topologies, 908–910
 of commonly-observed converter waveforms, 1037–1042
 of rectifier waveforms, 905–910
 vs. Fourier series, 853
- S**
- Sampling
 and delays in digital control loop, 810–812
 of A/D converter, 806
 of current-programmed controller, 773–779
 of pulse-width modulator, 244–245, 811
- Saturation
 of inductors, 415, 418
 of magnetic materials, 412–413
 of transformers, 180, 421
- Schottky diode, 88
- Semiconductor conduction loss
 boost converter example, 56–60
 inclusion in ac model, 234, 259
 with synchronous rectifier, 79
- Semiconductor power devices, *see also* Bipolar junction transistor, Diode, Gate turn-off thyristor, Insulated gate bipolar transistor, Schottky diode, Silicon controlled rectifier, 67–128
 charge control of, 79, 85–87, 112–115
 conductivity modulation, 79, 112
 majority vs. minority carriers, 79
 realization of switches using, 67–79
- SEPIC, *see* Single-ended primary inductance converter
- Series pass regulator, 4
- Series resonant converter
 analysis via sinusoidal approximation, 938–947
 dependence of transistor current on load, 964
 exact characteristics
 continuous conduction mode, 977–979
 control plane characteristic, 980–982
 discontinuous conduction mode, 979–980
 output characteristic, 982–983
 introduction to, 933, 934
 subharmonic modes in, 946–947
 zero-current switching in, 951–954
 zero-voltage switching in, 954–955
- SiC MOSFET, 104
- Silicon controlled rectifier (SCR), 119–122
 equivalent circuit, 120
 gate turn-off thyristor, 121
 inverter grade, 121
- Simulation, 566–578, 608–618
 CCM model including conduction losses, 571–572
 combined CCM-DCM switch model, 608–614
 combined CCM/DCM averaged switch simulation model, 608–621
 current programmed mode control model, 763–764
 CCM model, 764–765
 combined CCM-DCM model, 765–766
 examples
 buck voltage regulator, 614–618
 buck with current programmed control, 766–769
 SEPIC frequency response, 611–614
 objectives, 566–568
 of loop gain and closed-loop responses, 614–618
- Single quadrant switch, 69–72
 definitions, 69
 origins of DCM, 135–140
 realization of, 69–72
- Single-ended primary inductance converter (SEPIC), 177
 analysis via extra element theorem, 640–644

- Single-ended primary inductance converter (SEPIC) (*cont.*)
 as a low-harmonic rectifier, 875, 878, 908
 average switch model of
 CCM derivation, 548–554
 combined CCM-DCM model, 611–614
 discontinuous conduction mode, 598
 losses and efficiency, 572–574
 conversion ratio $M(D)$, 177
 damping the internal resonance, 644–648
 G_{vd} as effective buck-boost plus glitch, 641
 indirect power in, 555–558
 inverse of, 177, 201
 transformer isolation in, 201
- Skin effect, *see also* Proximity effect, 426–428
- Small ripple approximation, *see also* Averaging and average power loss, prediction of, 59–60
 boost example, 26
 buck example, 19–20
 Cuk example, 30–32
 definition, 19
 failure of in two-pole filters, 35
 in discontinuous conduction mode, 140–141
- Small-signal ac modeling, 218–220
 canonical model, 245–251
 equivalent circuit model, 230–234
 of low harmonic rectifiers, 902–905
 perturbation and linearization, 227–229, 232–233
 via averaged switch modeling, 552–554, 563–565
- Snubber networks, 115, 119, 999, 1001
- Soft switching, *see also* Zero-current switching, Zero-voltage switching, *see also* Zero-current switching, Zero-voltage switching
- Spacecraft power system, 9
- SPICE, *see* Simulation
- State-space averaging, 251–271
 basic result, 255–259
 boost example with capacitor ESR, 264–271
 buck-boost example, 259–264
 writing the state equations of a network, 252–254
- Steady state
 equilibrium point via state-space averaging, 255
 inductor current waveform, 22–23
 quiescent operating point, 218, 227
- Subharmonic
 modes of series resonant converter, 946–947, 982
- number ξ , 977
- Switch, *see also* Averaged switch modeling
 averaged modeling of, 547–578
 current-bidirectional two-quadrant, 72–75
 four-quadrant, 76
 ideal SPDT in converters, 4, 67
 ideal SPST, 67
 passive vs. active, 69–70
 power dissipated by ideal, 6
 quasi-resonant, 1003–1025
 realization of, using semiconductor devices, 67–79
- single-quadrant, 69–72
- synchronous rectifier, 78–79
- synchronous switches, operation of, 107–111
- voltage-bidirectional two-quadrant, 75–76
- Switch conversion ratio
 boost converter example, 1013–1014
 combined CCM-DCM model, 610
 definition, 608–610, 1005, 1012
 of multiresonant switch, 1020
 of quasi-resonant switches
 full-wave ZCS, 1014
 full-wave ZVS, 1018
 half-wave ZCS, 1011
 half-wave ZVS, 1018
 of quasi-square wave switches, 1023
- Switched mode, 4–6
- Switching frequency
 converter efficiency vs., 93, 126
 definition of, 15
 transformer size vs., 495–496
- Switching harmonics, *see also* Ripple, switching, 6
 removal of via averaging, 216–218, 224–225
- Switching loss, *see also* Soft switching, Zero-current switching, Zero-voltage switching, 122–126
 boost converter model, 94–98
 buck converter model, 90–93
 current tailing in IGBTs, 117–119, 1003
 device capacitances, 122–124, 1000
 diode-induced, 90–98, 124–126, 997
 effect on converter efficiency, 126
 equivalent circuit modeling of, 90–98
 induced by diode reverse recovery, 92
 leakage inductance, 124–126, 999
 ringing waveforms, 124, 998
 with clamped inductive load, 80–82
- Synchronous rectifiers, 78–79
- Synchronous switches, 78–79, 107–111

T

- Temperature rise
 in a converter, 2
 in magnetics, 1043
- Thyristor, 119–122
- T_n (null loop gain), 512
- Topologies of converters, *see also* Boost, Bridge configuration, Buck, Buck-boost, etc.
 cascade connections, 166–169
 converter synthesis, 174–177
 differential connection of load, 170–174
 inversion of source and load, 164–165
 low-harmonic rectifiers, 908–912
 resonant converters, 933–937
 resonant switch converters, 1016–1025
 rotation of three-terminal cell, 169–170
 transformer isolation, 178–202
- Total harmonic distortion
 definition, 856
 of current-programmed rectifiers, 888
 of peak detection rectifier, 856
 vs. distortion factor, 856
- Transfer functions, *see also* Bode plots
 graphical construction of, 325–331
 input filter, effect on, 679–691
 measurement of, 332–333
 of DCM converters, 600–608
 of low-harmonic rectifiers, 900–905
 of the buck, boost, and buck-boost converters, 315
 predicted by canonical model, 245–247, 315
 simulation of, 608–618
- Transformer-isolated converters, 178–202
 boost-derived, 198–201
 Ćuk, 201–202
 flyback, 194–198
 forward, 187–192
 full-bridge buck-derived, 181–185
 half-bridge buck-derived, 185–186
 multiple outputs and cross-regulation, 179
 push-pull buck-derived, 192–193
 SEPIC, 201
 transformer model, 179–181
 use of volt-second balance in, 181
- Transformers
 B - H loop in, 180, 421
 design of
 derivation, 486–490
 first-pass procedure, 490–492
 flyback transformer, 476–481
 winding area optimization, 465–470

flyback transformer, 195, 449

- in isolated converters, 178–202
 leakage inductance, 181, 421–423
 magnetizing inductance, 187, 420–421
 modeling of, 178–181, 418–423
 push-pull boost, 201
 SEPIC transformer, 201
 volt-second balance in, 179–181
- Triplen harmonics
 in three-phase four-wire networks, 860–861
 in three-phase inverter/rectifier modulation schemes, 922
 in three-phase three-wire networks, 861
- Two-quadrant switch, *see* Switch

U

- Undervoltage lockout (UVLO), 108
 Universal input rectifiers, 897

V

- Volt-second balance, *see* Inductor volt-second balance
 Voltage conversion ratio, *see* Conversion ratio M
 Voltage injection, 394–395
 Voltage-source inverter, 74, 919

W

- Watkins-Johnson converter, 174
 inverse of, 176
 isolated push-pull, 201
 Wide bandgap devices, 80, 103–105
 GaN FETs, 103–106
 High electron mobility transistor (HEMT), 106
 SiC MOSFETs, 103–105
 SiC Schottky diode, 89
 Window area W_A
 allocation of, to minimize total copper loss, 465–470
 definition, 462
 ferrite core tables, 1044–1048
 Window utilization factor K_u , 462
 Wire area A_W
 American wire gauge (AWG) table, 1049–1050
 inductor design, 462, 465

Z

- Zero-current switching, 936
 effect on diode-induced switching loss, 999
 in quasi-resonant converters, 997–999, 999
 in resonant converters, 951–954
 ZCS-ZVS mode boundary, 965, 967

- Zero-voltage switching, 936
in active-clamp snubber, 1029
in auxiliary resonant commutated pole, 1033
in multiresonant switch, 1019
in quasi-resonant converters, 999
in quasi-square wave converters, 1025
in resonant converters, 954–955
in zero-voltage transition converter, 1028
of MOSFETs, 1003
ZCS-ZVS mode boundary, 965–967
Zero-voltage transition buck-derived converter,
1025–1028