Hierarchy of Computer Architecture Final Project, CIS-242-AA-CRN94413

Leigh Johnson johnsonl6@my.smccd.edu Cañada College

December 1, 2023

Contents

1	Hie	rarchy of Computer Architecture	2
2	Dig 2.1 2.2 2.3	ital Logic Boolean Algebra	3 3 4
3	Har	dware Control	4
	3.1	Hardwired Control	5
	3.1	3.1.1 Combinational Circuit	5
		3.1.2 Sequential Circuit	5
	3.2	Microcode	5
	3.3	Hardware Components of a Computer	5
	0.0	3.3.1 Central Processing Unit (CPU)	5
		3.3.2 Memory	5
		3.3.3 Storage	6
		3.3.4 Bus (Communication)	6
		3.3.5 MARIE Reference Architecture	6
4	Mac	chine Code	6
_	4.1	Instruction Set Architecture (ISA)	7
	4.2	Instruction Formats	7
		4.2.1 Reduced Instruction Set Architecture (RISC) vs. Com-	•
		plex Instruction Set Architecture (CISC)	7
5	Ope	erating System	7
	5.1	Firmware Interfaces	8
		5.1.1 BIOS	8
		5.1.2 UEFI	8

	5.2 Kernel	8
6	Assembly Language	8
7	High-level Language	8
8	Userland	8

1 Hierarchy of Computer Architecture




Figure 1: Abstract Levels of a Computer System

Computer architecture hierarchy refers to the structured organization of components within a computer system. This hierarchy typically starts with the smallest, simplest elements like transistors and builds up to more complex structures such as logic gates, microprocessors, and finally an entire computer operating system capable of running user programs. The components become more integrated and complex at each level of this hierarchy.

2 Digital Logic

The **Digital Logic** layer includes the physical components of the computer, like circuits, gates, and wires. Logic gates are the fundamental building block and implement operations using **Boolean Logic**.

2.1 Boolean Algebra

Named after mathematician George Boole, Boolean laws and identities can be used to reduce/simplify a logical statement. In the context of computer science, simpler circuits are preferred because they consume fewer resources (energy, money) and are simpler to build.

Name	AND form	OR form
Identity	1x = 1	0 + x = x
Null	0x = 0	1 + x = 1
Idempotent	xx = x	x + x = x
Inverse	xx'=0	x + x' = 1
Null	0x = 0	1 + x = 1
Commutative	xy = yx	x + y = y + x
Associative	(xy)z = x(yz)	(x+y)+z = x + (y+z)
Distributive	x + yz = (x+y)(x+z)	x(y+z) = xy + xz
Absorption	x(x+y) = x	x + xy = x
DeMorgan's	(xy)' = x' + y'	(x+y)' = x'y'
Double Complement	(x)'' = x	(x)'' = x

Table 1: Boolean Algebra Identities and Laws

2.2 Truth Tables

Also known as Karnaugh Maps (K-Maps), a Truth Table can be represented in two formats:

- Sum-of-Products form collection of ANDed variables (product terms) that are ORed together (sum of all product terms)
- **Product-of-Sums form** collection of ORed variables (sum terms) that are ANDed together (product all summed terms)

Consider the following example of a function F(x,y,z) = x'yz + xy'z + xyz, which outputs true (1) if the majority of inputs are true:

X	У	Z	F(x,y,z)
0	0	0	0
0	0	1	0
0	1	0	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Table 2: Truth Table representation for a majority function: F(x,y,z) = x'yz + xy'z + xyz.

2.3 Logic Gates

Using **Boolean Algebra**, we can construct the next basic building block of digital circuitry: a **Logic Gate**. The most basic logic gates are:

- AND Gate true (1) if both inputs are true, otherwise false (0).
- OR Gate true (1) if either input is true, false (0) if both inputs are false.
- NOT Gate true (1) if the input is false (0), false if the input is true. Also known as an **Inverter**

Two other gates, **NAND** and **NOR**, produce complementary output to AND and OR gates. The NAND gate is called a **universal gate** because any electronic circuit can be constructed using only NAND gates.

3 Hardware Control

Logic Gates are combined to build different types of circuitry and modules. The simplest units are Integrated Circuits (ICs), a chip consisting of the necessary transistors, resistors, and capacitors to implement various gates.

3.1 Hardwired Control

3.1.1 Combinational Circuit

Combinational Circuits use a stateless circuit design, which accepts input values and (almost) instantly produces an output. One of the simplest examples is the **Half Adder**, which outputs the sum of two bits.

3.1.2 Sequential Circuit

The output of **Seqential Circuits** varies depending on the internal state (memory) of the circuit. The state changes are governed by a textbfClock, which produces a regular periodic electrical wave. Sequential circuits typically incorporate a **Feedback Loop**, which loops output back to input terminals.

A Finite State Machine (FSM) depicts the relationship between the state of Flip-Flop circuity and the system clock. FSMs can only be in one state at a time.

3.2 Microcode

Microcode is a characteristic of Complex Instruction Set Computers (CISC), which are a layer of low-level instructions needed by higher-level machine code instructions. Machine code is an intermediary between the machine language and the hardware, allowing more flexible control of the processor's operations. A Microprogram is a sequence of microcode instructions.

3.3 Hardware Components of a Computer

3.3.1 Central Processing Unit (CPU)

The **Central Processing Unit (CPU)** is responsible for fetching program instructions, decoding each instruction, and executing the decoded operations. These steps are known as the **Fetch-Decode-Execute Cycle** or **Instruction Cycle**.

3.3.2 Memory

Memory refers to the devices that store data temporarily or permanently.

- Random Access Memory (RAM) a volatile (temporary) form of memory.
- Read-Only Memory (ROM) a nonvolatile (permanent) form of memory that is read-only.
- Flash Memory (NAND, NOR) a non-volatile (permanent) form of memory that can be erased and rewritten.

3.3.3 Storage

A storage device is used to store data. There are many different kinds of storage mediums available for computers:

- Magnetic Tape a thin strip of plastic coated with a magnetizable material.
- Optical Disks reflective disk read using a laser.
- Hard Disk Drives (HDD) rotating "platter" disk with a magnetic head and seek arm.
- Solid-State Drives (SSD) non-volatile flash memory.

3.3.4 Bus (Communication)

3.3.5 MARIE Reference Architecture

The CPU in the MARIE reference architecture (an example of **Von Neumann architecture**) consists of the following components:

- Arithmetic Logic Unit (ALU) performs logic operations (e.g., less-than or equals comparisons) and arithmetic (add, subtract).
- Accumulator (AC) a specialized register used for storing the output of the last executed operation.
- Input / Output Registers specialized registers used to store user input and program output.
- Memory Buffer Register (MBR) specialized register used to store data being transferred to/from main memory.
- Memory Address Register (MAR) specialized register used to store the memory address of data to be fetched from main memory.
- Control Unit (CU) responsible for sequencing operations, manipulating the Program Counter.
- Program Counter (PC) specialized register used to keep track of the next instruction to be executed.
- Instruction Register (IR) specialized register used to hold the instruction currently being decoded/executed.
- Main Memory also known as the datapath. Stores program data.

4 Machine Code

Machine code is the lowest-level computer language, consisting of binary or hexadecimal instructions.

4.1 Instruction Set Architecture (ISA)

An Instruction Set Architecture (ISA) is an agreed-upon interface between *soft-ware* running on a machine and the *hardware* that executes it.

The ISA provides the specification for:

- Word size (e.g., 32-bit or 64-bit)
- Instruction opcodes and max operands
- Instruction length
- Addressing modes (e.g., byte-addressable or word-addressable)
- Supported data types and operations (e.g., IEEE 754 floating point arithmetic)
- Endianness (e.g. Big Endian or Little Endian)
- Branch evaluation

4.2 Instruction Formats

- Stack Architecture instructions and operands are popped off the stack. A stack architecture uses **postfix notation** (also known as Polish notation) to express operations.
- Accumulator Architecture one operand of a binary operation is stored in the accumulator, one in memory.
- General Purpose Register (GPR) Architecture operands are stored in general-purpose registers. Reduces memory bus traffic compared to Accumulator architecture.

4.2.1 Reduced Instruction Set Architecture (RISC) vs. Complex Instruction Set Architecture (CISC)

Modern ISAs often incorporate a mix of RISC and CISC design principles, so the line between these designs is starting to blur.

5 Operating System

An operating system (OS) is the intermediary system software between users and the computer hardware. The OS facilitates the execution of application programs and efficiently manages hardware resources like CPU, memory, and I/O systems.

RISC	CISC	
Multiple register sets	Single register sets	
Many registers (256+)	Few registers (6-16)	
Parameter passing via on-chip regis-	Parameter passing via off-chip mem-	
ter windows	ory (less efficient)	
Single-cycle instructions	Multi-cycle instructions	
Hardwired control	Microcode Control	
Highly pipelined	Less Pipelined	
Few Simple instructions	Many Complex instructions	
Fixed-length instructions	Variable-length instructions	
Complexity in compiler	Complexity in microcode	
Memory access is limited to	Many instructions can access mem-	
load/store instructions	ory	

Table 3: Comparison of RISC and CISC attributes.

- 5.1 Firmware Interfaces
- 5.1.1 BIOS
- **5.1.2** UEFI
- 5.2 Kernel
- 6 Assembly Language
- 7 High-level Language
- 8 Userland