



Global LCD Panel Exchange Center

TD030MHEA2

Ver.:1.0

LTPS LCD Specification

Model Name: TD030MHEA2

Customer Signature							
111.							
	Date						

This technical specification is subjected to change without notice





Table of Contents

NO.	Item	Page
	Cover Sheet	1
	Table of Contents	2
	Record of Revision	3
1	Features	4
2	General Specifications	4
3	Input / Output Terminals	5
4	Absolute Maximum Ratings	7
5	Electrical Characteristics	8
6	Timing Chart	9
7	Optical Characteristics	17
8	Reliability	19
9	Handling Cautions	20
10	Mechanical Drawing	21
11	Packing Drawing	22





Record of Revision

Rev	Issued Date	Description
1.0	Jul. 5, 2007	New create.

The information contained herein is the exclusive property and confidential document of TPO Displays Corp., and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of TPO Displays Corp.

Page: 3/22





1. FEATURES

The 3.0" LCD module is the active matrix color TFT LCD module. LTPS (Low Temperature Poly Silicon) TFT technology is applied with vertical and horizontal drivers built on the panel.

Both of horizontal and vertical scan are reversible and controlled by the serial interface commands. The product is designed for the requirement of the green product, and the specification complies with TPO's "Green Product Chemical Substance Specification Standard Hand Book".

2. GENERAL SPECIFICATIONS

Item	Description	Unit
Display Size (Diagonal)	3.0	Inch
Aspect ratio	16:9	-
Display Type	Transmissive	-
Active Area (HxV)	65.31 x 36.84	mm
Number of Dots (HxV)	960 x 240	Dot
Dot Pitch (HxV)	0.068 x 0.1535	mm
Color Arrangement	RGB Delta	-
Color Numbers	16Million	-
NTSC	40	%
Outline Dimension (HxVxT)	75.31x43.44x2.58*(Approx.)	mm
Weight	17.7	G
Panel surface treatment	Hard Coating (3H)	-

^{*}Exclude FPC and protrusions.





3. INPUT/OUTPUT TERMINALS

3.1TFT LCD Panel

Recommend connector:

Compatible with JAE IL-FHJ-39S-HF-A1

C	ompatible v	with J	AE IL-FHJ-39S-HF-A1	
Pin	Symbol	I/O	Description	Remark
1	CP3	С	Capacitor for charge pump	
2	CP4	С	Capacitor for charge pump	
3	CP5	С	Capacitor for charge pump	
4	CP6	С	Capacitor for charge pump	
5	CP7	С	Capacitor for charge pump	
6	CP8	С	Capacitor for charge pump	
7	NC		No connection	
8	PCDL	С	Capacitor for pre-charge data signal low	
9	PCDH	С	Capacitor for pre-charge data signal high	
10	VCOML	С	Capacitor for VCOM low	
11	VCOMH	С	Capacitor for VCOM high	
12	AGND		Analog ground	
13	PVDD	С	Regulation capacitor for charge pump	
14	AVDD	С	Regulation capacitor for analog voltage	
15	CP1	С	Capacitor for charge pump	
16	CP2	С	Capacitor for charge pump	
17	PWM	0	Power transistor gate signal for the boost converter	
18	FB	ı	Main boost regulator feedback input	
19	LED-		LED power: cathode	Note 3-1
20	LED+		LED power: anode	Note 5-1
21	NC		No connection	
22	GND	-	Ground	
23	VCC		Power supply	
24	VD	I	Vertical sync input	
25	HD	I	Horizontal sync input	
26	DCLK	ı	Clock signal, latch data onto line latches at the rising edge	
27	DIN0	I	Data input	
28	DIN1	I	Data input	
29	DIN2	I	Data input	
30	DIN3	I	Data input	
31	DIN4	ı	Data input	

The information contained herein is the exclusive property and confidential document of TPO Displays Corp., and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of TPO Displays Corp.


Page: 5/22





32	DIN5		Data input	
33	DIN6	ı	Data input	
34	DIN7		Data input	
35	SDA	I/O	Serial interface data line	
36	SCL	ı	Serial interface clock line	
37	SCEN	I	Serial interface chip enable line	
38	SHDB	I	Sleep mode setting pin	
39	GRESTB	ı	Global reset pin	

Note 3-1: The figure below shows the connection of backlight LED.







4. ABSOLUTE MAXIMUM RATINGS

Ta = 25°C

Item	Symbol	MIN	MAX	Unit	Remark
Logic Power Supply	DVDD	-0.5	5	V	
Driver Power Supply	AVDD	-0.5	6	V	
Back Light Forward Current	l _F	-	25	mA	
Operating Temperature	T_{OPR}	-10	+60	$^{\circ}\! \mathbb{C}$	
Storage Temperature	T_{STG}	-30	+80	$^{\circ}\!\mathbb{C}$	



Global LCD Panel Exchange Center

TD030MHEA2

5. ELECTRICAL CHARACTERISTICS

5.1. Driving TFT LCD Panel

GND=0V, Ta=25°C

							<u>'</u>
Item		Symbol	MIN	TYP	MAX	Unit	Remark
Power Supply	/ Voltage	V _{cc}	3	3.3	3.6	V	Note 5-1
Input Signal	Low Level	V _{IL}	GND	1	0.3x Vcc*	V	VD, HD, DCLK, DIN[0:7], SDA, SCL,
Voltage	High Level	V _{IH}	0.7x Vcc*	-	Vcc*	V	SCEN, SHDB, GRESTB
PWM Output Voltage		V_{PWM}	0	-	Vcc*	V	
Feedback Voltage		V_{FB}	0.55	0.6	0.65	V	Note 5-2
Panel Power	Consumption	W_P	-	70		mW	

 $Vcc^* = Vcc (TYP)$

Note 5-1: The Vcc power is provided for overall panel module supply voltage.

Note 5-2: DC/DC feedback control voltage


5.2 Driving Backlight

Ta=25°C

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Forward Current	I _F		23	25	mA	
Forward Current Voltage	V_{F}		9.6	10.8	V	Note 5-3
Backlight Power Consumption	W _{BL}		221	270	mW	

Note 5-3: Backlight driving circuit is recommended as the fix current circuit.

The figure of ambient temperature vs. allowable forward current is shown as below.



The information contained herein is the exclusive property and confidential document of TPO Displays Corp., and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of TPO Displays Corp. Page: 8/22

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com






6. TIMING CHART

<Input timing 1> Serial RGBDummy or Serial-YUV 4:2:2 mode

--Horizontal--



(1) NTSC Mode:

Parameter	Symbol	MIN	TYP	MAX	Unit
DCLK Frequency	F _{DCLK}		27		MHz
Horizontal valid data	t _{hd}	() ₋	1440		DCLK
1 Horizontal Line	t _h		1716		DCLK
HSYNC Pulse Width	$t_{\sf hpw}$	1	1		DCLK
Hsync blanking	t _{hp}		240		DCLK
Horizontal Front Porch	t _{hfp}		36		DCLK
Horizontal Dummy Time	t _{hdm}		0		DCLK

Parameter	Symbol	MIN	TYP	MAX	Unit
DCLK Frequency	F _{DCLK}		24.54		MHz
Horizontal valid data	t _{hd}		1280		DCLK
1 Horizontal Line	t _h		1560		DCLK
HSYNC Pulse Width	t _{hpw}	1	1		DCLK
Hsync blanking	t _{hp}		240		DCLK
Horizontal Front Porch	t _{hfp}		40		DCLK
Horizontal Dummy Time	t _{hdm}		0		DCLK

The information contained herein is the exclusive property and confidential document of TPO Displays Corp., and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of TPO Displays Corp.

Page: 9/22





(2) PAL Mode:

Parameter	Symbol	MIN	TYP	MAX	Unit
DCLK Frequency	F _{DCLK}		27		MHz
Horizontal valid data	t _{hd}		1440		DCLK
1 Horizontal Line	t _h		1728		DCLK
HSYNC Pulse Width	t _{hpw}	1	1		DCLK
Hsync blanking	t _{hp}		240		DCLK
Horizontal Front Porch	t _{hfp}		48		DCLK
Horizontal Dummy Time	t _{hdm}		0		DCLK

Parameter	Symbol	MIN	TYP	MAX	Unit
DCLK Frequency	F _{DCLK}		24.38	~	MHz
Horizontal valid data	t _{hd}		1280		DCLK
1 Horizontal Line	t _h		1560		DCLK
HSYNC Pulse Width	t _{hpw}	1	1		DCLK
Hsync blanking	t _{hp}		240		DCLK
Horizontal Front Porch	t _{hfp}		40		DCLK
Horizontal Dummy Time	t _{hdm}		0		DCLK

(3) QVGA Mode:

Parameter	Symbol	MIN	TYP	MAX	Unit
DCLK Frequency	F _{DCLK}		25		MHz
Horizontal valid data	t _{hd}		1280		DCLK
1 Horizontal Line	t _h		1560		DCLK
HSYNC Pulse Width	t _{hpw}	1	1		DCLK
Hsync blanking	t _{hp}		240		DCLK
Horizontal Front Porch	t _{hfp}		40		DCLK
Horizontal Dummy Time	t _{hdm}		0		DCLK






--Vertical--


Interlace:

ODD Field: same phase VD and HD

EVEN Field: same phase VD and Half-HD



Non-interlace:



(1) Interlace Mode: NTSC/QVGA

Parameter		Symbol	MIN	TYP	MAX	Unit
Vertical valid dat	a	t _{vd}	-	240	-	Н
1 Vertical field		t _v	-	262.5	-	Н
VSYNC Pulse W	'idth	t _{vpw}	1	1	-	DCLK
Vsync blanking	Odd Field	$t_{\sf vbo}$	-	21	-	Н
	Even Field	$t_{\sf vbe}$	-	21.5	-	Н
Vertical Front	Odd Field	t _{vfpo}	-	1.5	-	Н
Porch	Even Field	t _{vfpe}	-	1	-	Н
Vertical dummy time		t _{vdm}	-	0	-	Н





(2) Interlace Mode: PAL

Parameter		Symbol	MIN	TYP	MAX	Unit
Vertical valid dat	a	t_{vd}	-	288	-	Н
1 Vertical field		t_{v}	-	312.5	-	Н
VSYNC Pulse W	idth	t_{vpw}	1	1	-	DCLK
Vsync blanking	Odd Field	t_{vbo}	-	24	-	Н
	Even Field	t_{vbe}	-	24.5	-	Н
Vertical Front	Odd Field	t_{vfpo}	-	0.5	-	Н
Porch	Even Field	t_{vfpe}	-	0	-	Н
Vertical dummy t	ime	t_{vdm}	-	0	-	Н

(3) Non-Interlace Mode: NTSC/QVGA

Parameter		Symbol	MIN	TYP	MAX	Unit
Vertical valid data	a	t_{vd}	-	240	-	Н
1 Vertical field		t_{v}	-	262	-	Н
VSYNC Pulse W	idth	t_{vpw}	1	1	-	DCLK
Vsync blanking	Odd Field	t_{vbo}	-	21	-	Н
	Even Field	$t_{\sf vbe}$		21	-	Н
Vertical Front	Odd Field	t_{vfpo}	-	1	-	Н
Porch	Even Field	t _{vfpe}	-	1	-	Н
Vertical dummy time		t_{vdm}	-	0	-	Н

(4) Non-Interlace Mode: PAL


Parameter		Symbol	MIN	TYP	MAX	Unit
Vertical valid dat	а	t_{vd}	-	288	-	Н
1 Vertical field		t _v	-	312	-	Н
VSYNC Pulse W	'idth	t_{vpw}	1	1	-	DCLK
Vsync blanking	Odd Field	t_{vbo}	-	24	-	Н
	Even Field	$t_{\rm vbe}$	-	24	-	Н
Vertical Front	Odd Field	t_{vfpo}	-	0	-	Н
Porch	Even Field	t_{vfpe}	-	0	-	Н
Vertical dummy	time	t_{vdm}	-	0	-	Н





<Input timing 2> Through mode


--Horizontal-



Parameter	Symbol	MIN	TYP	MAX	Unit
DCLK Frequency	F _{DCLK}		18.42		MHz
Horizontal valid data	t _{hd}	-	960	-	DCLK
1 Horizontal Line	t _h		1171		DCLK
HSYNC Pulse Width	t _{hpw}	1	1		DCLK
Hsync blanking	t _{hp}	-	152	1	DCLK
Hsync front porch	t _{hfp}		59		DCLK
Horizontal dummy time	t _{hdm}		0		DCLK

(1) Input RGB Sequence

Resolution (960 x 240)






--Vertical--


Interlace:

ODD Field: same phase VD and HD

EVEN Field: same phase VD and Half-HD



Non-interlace:



(1) Interlace Mode

Parameter		Symbol	MIN	TYP	MAX	Unit
Vertical valid dat	а	t _{vd}	-	240	-	Н
1 Vertical field		t _v	-	262.5	-	Н
Vsync pulse widt	:h	t_{vpw}	1	1	-	DCLK
Vsync blanking	Odd Field	t_{vbo}	-	14	-	Н
	Even Field	t_{vbe}	-	14.5	-	Н
Vsync	Odd Field	t_{vfpo}	-	8.5	-	Н
front porch	Even Field	t_{vfpe}	-	8		Н
Vertical dummy time		t _{vdm}	-	0	-	Н






(2) Non-Interlace Mode

Parameter		Symbol	MIN	TYP	MAX	Unit
Vertical valid dat	a	t_{vd}	-	240	-	Н
1 Vertical field		t_{v}	-	262	-	Н
Vsync pulse widt	h	t_{vpw}	1	1	-	DCLK
Vsync blanking	Odd Field	$t_{\sf vbo}$	-	14	-	Н
	Even Field	t_{vbe}	-	14	-	Н
Vsync	Odd Field	t_{vfpo}	-	8	-	Н
front porch	Even Field	t_{vfpe}	-	8		Н
Vertical dummy t	ime	t_{vdm}	-	0	-	Н





<Input timing 3> Timing Diagram



Item	Symbol	MIN	TYP	MAX	Unit
DCLK Duty Ratio	Duty	40	-	60	%
Data Setup Time	t _{ds}	12	-	· -	ns
Data Hold Time	t _{dh}	12	-	-	ns
Control Signal Setup Time	t _{ss}	12	-	-	ns
Control Signal Hold Time	t _{sh}	12	-	-	ns



7. OPTICAL CHARACTERISTICS

7.1 Optical Specification

Ta=25°C

Item		Symbol	Condition	MIN	TYP	MAX	Unit	Remarks
		⊖11		70	80	-		
Viewing Angle		⊖12	- CR ≥ 10	70	80	-	Dograd	Note 7.1
Viewing Angle	5	⊖21		70	80	-	Degree	Note 7-1
		⊖22		70	80	-		
Contrast Ratio	0	CR		315	450	-		Note 7-2
Posponeo Timo	Rising	Tr		-	30	40	me	Note 7-3
Response Time	Falling	Tf	⊖=0°	-	10	15	ms	Note 7-3
Luminance (I _F =23mA)		L	0=0	210	270	-	cd/m ²	Note 7-4
Chromaticity	White	X _W		0.24	0.29	0.34		Note 7-5
Officinations	vville	yw		0.26	0.31	0.36		Note 7-5

7.2 Basic Measure Conditions

(1) Driving voltage

Vcc= 3 V


(2) Ambient Temperature: Ta=25°C

(3) Testing Point: Measure in the display center point and the test angle Θ =0 $^{\circ}$

(4) LED Current: I_F=23mA.

(5) Testing Facility


Environmental illumination: ≤ 1 Lux








Note 7-1: Viewing angle diagrams:



Note 7-2: Contrast Ratio:

Contrast ratio is measured in optimum common electrode voltage.

Note 7-3: Definition of response time:



Note 7-4: Luminance:

Test Point: Display Center

Note 7-5: Chromaticity: The same test condition as Note 7-4.

The information contained herein is the exclusive property and confidential document of TPO Displays Corp., and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of TPO Displays Corp.

Page: 18/22





8 REILIABILITY

No	Test Item	Condition
1	High Temperature Operation	Ta=+60°C, 240hrs
2	High Temperature & High Humidity Operation	Ta=+40°C, 95% RH, 240hrs
3	Low Temperature Operation	Ta=-10°C, 240hrs
4	High Temperature Storage (non-operation)	Ta=+80°C, 240hrs
5	Low Temperature Storage (non-operation)	Ta=-30°C, 240hrs
6	Thermal Sheek (non energtion)	-30°C ←→80°C, 50 cycles
6	Thermal Shock (non-operation)	30 min 30 min
		C=150pF, R=330Ω;
7	Surface Discharge (non-operation)	Discharge: Air: ±15kV; Contact: ±8kV
		5 times / Point; 5 Points / Panel
		Frequency: 10~55Hz; Amplitude: 1.5mm
8	Vibration (non-operation)	Sweep Time: 11min
		Test Time: 2 hrs for each direction of X, Y, Z
9	Shock (non operation)	Acceleration: 100G; Period: 6ms
9	Shock (non-operation)	Directions: ±X, ±Y, ±Z; Cycles: Twice

Ta: Ambient Temperature



9 HANDLING CAUTIONS

9.1 ESD (Electrical Static Discharge) Strategy

ESD will cause serious damage of the panel, ESD strategy is very important in handling. Following items are the recommend ESD strategy

- (1) In handling LCD panel, please wear non-charged material gloves. And the conduction ring connect wrist to the earth and the conducting shoes to the earth is necessary.
- (2) The machine and working table for the panel should have ESD prohibition strategy.
- (3) In handling the panel, ionize flowing decrease the charge in the environment is necessary.
- (4) In the process of assembly the module, shield case should connect to the ground.

9.2 Environment

- (1) Working environment of the panel should in the clean room.
- (2) The front polarizer is easy damaged, handle it carefully and do not scratch it by sharp material.
- (3) Panel has polarizer protective film in the surface please remove the protection film of polarizer slowly with ionized air to prevent the electrostatic discharge.


9.3 Others

- (1) Turn off the power supply before connecting and disconnecting signal input cable.
- (2) The connection area of FPC and panel is very weak, do not handle panel only by FPC or bend FPC.
- (3) Water drop on the surface or condensation as panel power on will corrode panel electrode.
- (4) As the packing bag open, watch out the environment of the panel storage. High temperature and high humidity environment is prohibited.
- (5) When the TFT LCD module is broken, please watch out whether liquid crystal leaks out or not. If your hand touches liquid crystal, wash your hand cleanly by water and soap as soon as possible.






10 MECHANICAL DRAWING



Note: Unspecified tolerance is +/- 0.2mm



11 PACKING DRAWING



- 3.0" module (TD030MHEA2) delivery packing method
 - 11.1 Module packed into tray cavity (with Module display face down).
 - 11.2 Tray stacking with 20 layers and with 1 empty tray above the stacking tray unit. 2pcs desiccant put above the empty tray
 - 11.3 Stacking tray unit put into the LDPE bag and fix by adhesive tape.
 - 11.4 Put 1pc cardboard inside the carton bottom, and then pack the package unit into the carton. Put 1pc cardboard above the package unit.
 - 11.5 Carton tapping with adhesive tape.