PRODUCT SPECIFICATION FOR LCD MODULE

Revision: (<u>).C</u>)
-------------	------------	---

Model No: T15P00

Module Type: COG+FPC+BL

APPROVED SIGNATURE

- □ Approved Product Specification only
- Approved Product Specification and Samples

Prepared By	Checked By	Approved By

Contents

1. General Description	3
2. Physical Features	3
3. Mechanical Specification	3
4. Outline Dimension	4
5. Absolute Maximum Ratings	5
6. Electrical Characteristics	5
7. Module Function Description	6
8. Electro-Optical Characteristics	14
9. Reliability	16
10. Inspection Standards	17
11. Precautions For Using LCD Modules	23
12. Records Of Version.	25

1. General Description

T15P00 is a transmissive type a-Si TFT-LCD (amorphous silicon thin film transistor liquid crystal display) module, which is composed of a TFT-LCD panel, a driver circuit and a backlight unit. The panel size is 1.5 inch and the resolution is 480*240, the panel can display up to 16.7M colors.


2. Physical Features

Display Mode	TFT-LCD Module
	Active matrix TFT, Transmissive type
Display Format	Graphic 480×240 Dot-matrix
Input Data	8bit RGB interface
Viewing Direction	6 O'clock
Driver IC	OTA5182A

3. Mechanical Specification

Item	Contents	Unit
Module size (W×H×T)	37.10 × 32.70× 2.50	mm
Number of dots	480×240	
Active area (W×H)	29.76×22.32	mm

4. Outline Dimension



5. Absolute Maximum Ratings


Item	Symbol	Min	Max	Unit
supply voltage	VCC	-0.5	6	V
Operating temperature	TOPR	-10	60	
Storage temperature	TSTR	-30	80	

6. Electrical Characteristics

Item		Symbol		Rating	Unit	Remark		
Item		Syllibol	Min	Тур	Max	Oill	Remark	
Power Voltage		VCC	3.0	3.3	3.6	V		
Input Voltage	L level	VIL	GND		0.3*VCC	V		
input voitage	H level	VIH	0.7*VCC	VCC	V			
LCD Drive Power Consumption		Wp		25		mW		

7. Module Function Description

7-1. Block Diagram Of LCM



7-2. Pin Description

PIN NO.	Symbol	Description
1	CP3	Capacitor for power setting and need to connect a capacitor(1.0 uF/10V) to GND.
	(VDD_25V)	
2	CP4	Intermediate voltage for charge pump and need to connect a capacitor((1.0 uF/16V) to GND.
	(VDD3)	
3	CP5	DUMMY
4	CP6	DUMMY
5	CP7	DUMMY
6	CP8	DUMMY
7	DUMMY	DUMMY
8	DUMMY	DUMMY
9	PCD	DUMMY
10	VCOML	DUMMY
11	VCOMH	DUMMY
12	AGND	Anolog ground.
13	DUMMY	DUMMY
14	AVDD	Defines the amplitude of the VCOM swing and need to connect a capacitor(1.0 uF/10V) to GND.
	(VCAC)	
15	CP1	Frame polarity output and need to connect a capacitor(1.0uF/10V) to CP2.
	(FRP)	
16	CP2	Vcom and need to connect a capacitor(1.0uF/10V) to CP1.
	(VCOM)	
17	PWM	Gate signal for the power transistor of theboost converter.
	(DRV)	
18	FB	Main boost regulator feedback input.
19	LED-	Backlight input

20	DUMMY	DUMMY
21	DUMMY	DUMMY
22	LED+	Backlight input
23	GND	Digital ground
24	VCC	Power supply
25	VSYNC	Vertical sync input
26	HSYNC	Horizontal sync input
27	DCLK	Clock signal
28—35	DIN0—DIN7	Data bus
36	SDA	Serial data input
37	SCL	Serial clock input
38	SCEN	Serial chip select
39	SHDB	Standy mode
40	GREST	Global reset pin

7-3. Timing Characteristics

7-3-1 Input Data Format

RAW DÂTA MODE




Figure 9: RAW DATA MODE data input format

SERIAL MODE 24.54MHz




Figure 10: SERIAL MODE 24.54MHz Data input format (Sel=001)

SERIAL MODE 27MHz




Figure 11: SERIAL MODE 27MHz Data input format (Sel=010)

CCIR656




Figure 12: CCIR Data input format

7-3-2 Vertical input timing




Figure 13: Vertical input timing diagram for interlace application




Figure 14: Vertical input timing diagram for non-interlace application

Raw data vertical input timing

Parameter		Sumb al	Interlace			(*)Non-Interlace			1114
Par	ameter	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Vertical displa	ay area	t _{vd}		240			240		Н
VSYNC perio	d time	t _v	247.5	262.5	277.5	247	262	277	Н
VSYNC pulse	width	t _{vpw}	1 DCLK	1H	6H	1 DCLK	1H	6H	
(*)VSYNC	Odd field	t _{vbo}	6	13	21	/ /			
Blanking (t _{vb})	Even field	t _{vbe}	6.5	13.5	21.5	6	13	21	Н
VSYNC	Odd field	t _{vfpo}	1.5	9.5	16.5		- 1/1		
Front porch (t _{vfp})	Even field	t _{vfpe}	1	9	16	1	9	16	Н

Serial RGB vertical input timing

NTSC	od vertical	mput tiii	^\			CV			
Por	ameter	Symbol		Interlace		(*)Non-Interla	e	1114
Fai	ameter	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Vertical displa	ay area	t _{vd}		240	مار		240		Н
VSYNC perio	d time	t _v	247.5	262.5	277.5	247	262	277	Н
VSYNC pulse	e width	t _{vpw}	1 DCLK	1H	6H	1 DCLK	1H	6H	
(*)VSYNC	Odd field	t _{vbo}	6	13	21				
Blanking (t _{vb})	Even field	t _{vbe}	6.5	13.5	21.5	6	13	21	Н
VSYNC	Odd field	t _{vfpo}	1.5	9.5	16.5				
Front porch (t _{vfp})	Even field	t _{vfpe}	1	9	16	1	9	16	Н


PAL

D			Interlace			(*)Non-Interlace			
Para	ımeter	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Vertical displa	y area	t _{vd}		288(280)		288(280)			н
VSYNC period	d time	t _v	295.5 (287.5)	312.5	325.5 (317.5)	295 (287)	312	325 (317)	н
VSYNC pulse	width	t _{vpw}	1 DCLK	1H	6H	1 DCLK	1H	6H	
(*)VSYNC	Odd field	t _{vbo}	6	13	21				
Blanking (t _{vb})	Even field	t _{vbe}	6.5	13.5	21.5	6	13	21	Н
VSYNC	Odd field	t _{vfpo}	1.5	11.5(19.5)	16.5				
Front porch (t _{vfp})	Even field	t _{vfpe}	1	11(19)	16	1	11(19)	16	Н

^(*) Non-interlace mode: NTSC is 262 lines (typical), but 263 is tolerant.

PAL is 312 lines (typical), but 313 is tolerant.

7-3-3 Horizontal input timing



RAW Data

	4.6			1		
Parame	eter	Symbol		Value		Unit
Horizontal dis	play area	t _{hd}	16	480		DCLK
DCLK free	quency		Min.	Тур.	Max	
\sim		f _{clk}	8.1	9.7	11.3	Mhz
1 Horizon	1 Horizontal Line			617		
	Min.	<i>/()\</i>		1		
HSYNC pulse width	Тур.	t _{hpw}		1		
	Max.	. \ \ \		96		DCLK
HSYNC bl	anking	t _{hb}	84	100	115	
HSYNC from	nt porch	t _{hfp}	53	37	22	

SERIAL RGB MODE

Paran	neter	Symbol		Value			Value	4		Value		Unit
Horizontal d	isplay area	t _{hd}		1280			1408	Li	N.	1440		DCLK
DCLK fre	equency		Min.	Тур.	Max	Min.	Тур.	Max	Min.	Тур.	Max	
		f _{clk}	20.47	24.54	28.66	22.5	27	31.5	22.5	27	31.5	MHz
1 Horizontal Line		t _h		1560			1716) '		1716		
	Min.			1		1	1)'		1		
HSYNC	Тур.	t _{hpw}		1			1			1.		
oulse width	Max.			96		.07	96			96		DCLK
HSYNC I	olanking	t _{hb}	237	252	268	237	252	268	237	252	268	
HSYNC fro	ont porch	t _{hfp}	43	28	12	71	56	40	39	24	8	

Parar	meter	Symbol	\mathcal{N}	Value	1		Value		Unit
Horizontal d	display area	t _{hd}	1	1408		1440			DCLK
DCLK fr	DCLK frequency		Min.	Тур.	Max	Min.	Тур.	Max	
		f _{clk}	22.5	27	31.5	22.5	27	31.5	MHz
1 Horizontal Line		th		1728			1728		
	Min.			1		1 1			
HSYNC pulse	Тур.	t _{hpw}	t _{hpw} 1						
width	Max.			96			96		DCLK
HSYNC	blanking	t _{hb}	237	252	268	237	252	268	
HSYNC fr	ront porch	t _{hfp}	83	68	52	51	36	20	

12

CCIR

PAL			10 3				-		
Para	meter	Symbol		Value		CU	Value		Unit
Horizontal (Horizontal display area		1408		1440			DCLK	
DCLK fr	equency	<i>X</i> , <i>O</i> .\	Min.	Тур.	Max	Min.	Тур.	Max	
		f _{clk}	22.5	27	31.5	22.5	27	31.5	MHz
1 Horiz	1 Horizontal Line			1728			1728		
	Min.		1			1			
HSYNC pulse	Typ.	t _{hpw}		1			1		50114
width	Max.			96			96		DCLK
HSYNC	blanking	thb	237	252	268	237	252	268	
HSYNC f	ront porch	t _{hfp}	83	68	52	51	36	20	

7-3-4 SPI Timing

There is a total of 16 registers each containing several parameters. For a detailed description of the parameters refer to Table 1.

The serial register has read/write function. D[15:12] are the register address, D[11] defined the read or write mode and D[10:0] are the data.




Figure 2: Serial Interface read/write sequence

At power-on, the default values specified for each parameter (in Table 1) are taken.

All data, except S0 D[3:2], are validated on the negative edge of Vsync.

In 3-wire register, GRB clear registers to default value except GRB value.

If less than 16-bit data are read during the CS low time period the data is cancelled.


Serial communication					
Serial clock period	Tsck	320	-	-	ns
Serial clock duty cycle	Tscw	40	50	60	%

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Serial clock width low/high	Tssw		120			ns
Serial data setup time	Tist		120			ns
Serial data hold time	Tihd		120			ns
CSB setup time	Tost		240			ns
CSB data hold time	Tchd		120			ns
Chip select distinguish	Tcd	\(\O_1\)	1			us
Delay between CSB and Vsync	Tcv	A. A.O.	1			us

8. Electro-Optical Characteristics(only for TFT panel reference)


Item		Symbo I	Conditi on	Min.	Тур.	Max.	Unit	Remark	
Response	time	Tr +Tf			25		ms	Note 1	
Contrast F		CR			300			Note 2	
Transmittance (without Polarizer)		Т%			13		%		
	white	Wx			0.303				
Color	Wille	Wy	$\theta x = \theta y$		0.339		- - - - -	Reference Only	
	Red	Rx	=0	0.565	0.585	0.605			
		Ry		0.319	0.339	0.359			
chromaticity	Green	Gx		0.284	0.304	0.324			
		Gy		0.511	0.531	0.553			
	Blue	Bx		0.122	0.142	0.162			
	Diue	Ву		0.145	0.165	0.185			
	(θ_{21}			20				
Viewing	(θ_{22}	CR ≥ 10		50		Deg.	Note 3	
angle		θ_{12}	CIX Z 10		40		Deg.	Note 5	
	θ_{11}				40				
Module Lum $(I_F = 40n$	_	L			250		cd/m2	Note4	

Note(1) Definition of Response Time: Sum of T_R and T_F




Note (2) Definition of Contrast Ratio(CR):measureed at the center point of panel

Note (3) Definition of Viewing Angle θ and ϕ :



Note(4)

- a. Test Instrument:BM-7(Distance:500mm;Field=1°)
- b. Light Source: LED*2(White)



CIRCUIT DIAGRAM

- C. Conditions: $I_F = 40mA$, $V_{BL} = 3.2V$
- d. Uniformity=(Min. Brightness/ Max. Brightness)*100%
- e. Uniformity≥80%

9. Reliability

Test Condition:

No.	ITEM	CONDITION	CRITERION
1	High Temperature Non- Operating Test	80 * 240Hrs	
2	Low Temperature Non- Operating Test	-30 * 240Hrs	1.No Defect Of Operational Function In Room
3	High Temperature/Humidity Non-Operating Test	50 * 90%RH * 240Hrs	Temperature Are Allowable.
4	High Temperature Operating Test	60 * 240Hrs	2.IDD of LCM in Pre-and Post-Test
5	Low Temperature Operating Test	-20 * 240Hrs	Should Folllow Specification
6	Thermal Shock Test	-20 (30 Min) ↔ 60 (30Min)*10 Cycles	

10. Inspection Standards

AQL(Acceptable Quality Level)
 AQL of major and minor defect


	MAJOR DEFECT	MINOR DEFECT	MAJOR+MINOR
APPEARANCE	0.40%	1.0%	1.0%
ELECTRIC-OPTICAL	0.15%	0.15%	0.15%

2. Basic conditions for inspection

The LCM face to us, in normal environment, the lux is 1000±200.(Darkroom's lux:100±50),

About an angle of incidence 30, a distance of 30cm with normal eye, with an angle of 45 degree to check the products without uncovering the film!





- 3. Inspection item and criteria
- 3.1 Visual inspection criterion in immobility

3.1.1 Glass defect

No	Defect item	Criteria	Remark
	Dimension Unconformity	By Engineering Drawing	
1			
	(Major defect)		

No	Defect item	Criteria	Remark
2	Cracks	I.Linear cracks on panel	
3	Glass extrude the conductive area (minor defect)	a: disregards and no influence assemblage 1) b≤1/3Pin width(non bonding area)	a:Length, b:Width
4	Pin-side , conductive area damaged (minor defect)	 (a c : disregards) b≤ 1/3 of effective length for bonding electrode [Accept]	a:Length, b:Width, c:Thickness
5	Pin-side · non-conductive area damaged (minor defect)	1) Damage area don't touch the ITO (Inclueling contraposition mark,except scribing mark)	a:Length, b:Width, c:Thickness

No	Defect item	Criteria			Rema	ırk		
	Non-pin-side damage	c <t< td=""><td></td><td>c :</td><td>Thickness</td><td>b:</td><td>width</td><td>of</td></t<>		c :	Thickness	b:	width	of
6	(minor defect)	1) b exceeds 1/3 BM	[Reject]	dam	age BM內線			
			[Reject]					

3.1.2 LCD appearance defect (View area)

No	Defect item	Criteria		Remark
	Fiber · glass	Specification	Allowable	note1: L:Length,W:Width
1	cratch · polarizer	0.05mm <w≦0.1mm;< td=""><td>_</td><td>note2: disregard if out of AA</td></w≦0.1mm;<>	_	note2: disregard if out of AA
'	scratch/folded	L≦3.0mm	1	L D
	(minor defect)	W>0.1mm ; L>3.0mm	0	
	Polarizer bubble 、	ψ≦0.2mm	disregard	note 1:ψ=(L+W)/2; Length , W:
2	concave and convex	0.2mm<ψ ≦ 0.3mm	2	Width
-	(minor defect)	0.3mm<ψ ≦ 0.5mm	1	note2: disregard if out of AA
		0.5mm<ψ	0	
	Dipole doto dimbedoto	ψ≦0.15mm	disregard	note2: disregard if out of AA
2	Black dots \ dirty dots \ impurities \ eyewinker	0.15mm<ψ ≦ 0.25mm	2	$\bigcup \qquad \downarrow \phi$
		0.25mm<ψ ≦ 0.3mm	1	←→
	(Major defect)	0.3mm<ψ	0	ψ
4	Polarizer prick	ψ≦0.1mm	disregard	note1:ψ=(L+W)/2 ; L= Length ,
	(Major defect)	0.1mm<ψ≦0.25mm	3	W=Width note2: the distance between two
		ψ>0.25mm	0	dots >5mm

3.1.3 .FPC

No	Defect item	Criteria		Remark
1	Copper screen peel (Major defect)	Copper screen peel	[Reject]	
2	No release tape or peel (Major defect)	No release tape or peel	[Reject]	
	Dirty dot and impurity of	Specification	Allowable	note1: Cannot have stride ITO
3	FPC for customer using side (minor defect)	ψ≦0.25mm	2	impurities
		ψ>0.25	0	

3.1.4 Black tape & Mara tape

<u> </u>	.4 Black tape & Wara tape		
	FPC or H/S black tape	1.shift spec:	
	shift	1)glue to the polarize	
		[1	Reject]
1		2) IC bare	Reject]
1	(minor defect)	2. left-and-right spec:	
		1) exceed of FPC edge o	or H-S
		edge [[Reject]
		2)IC bare	[Reject]
2	No black tape	No black tape	
	(Major defect)	[]	Reject]
3	Tape position mistake	Not by engineering drawin	ng
٥	(minor defect)	[]	Reject]
4	Mara tape defect	Peel before pulling the pr	protecting
		film.	
	(minor defect)		Reject]

3.1.5 Silicon and Tuffy glue

	, , , ,			
No	Defect item	Criteria	Remark	
	Quantity of silicon	Uncover the ITO and circuit area.	note: compared by engineering	
1	(minor defect)	[Reject]	drawing.	
'				

No	Defect item	Criteria	Remark
2	Tuffy glue (minor defect)	 Uncover the reveal copper area [Reject] Cover layer 0.3mm(Min) ~ 3.0mm(Max) [accept] 	requirement, refer to the
3	Depth of glue covering (minor defect)	Depth of glue covering overtop front Polarizer [Reject]	Except of the special requirement

3.2 Electrical criteria

No	Defect item	Criteria	Remark
1	No display (Major defect)	No display 【Reject】	
2	Missing line (Major defect)	Missing line 【Reject】	
3	Seg-com light and dark (Major defect)	Seg-com light and dark 【Reject】	ND filter 2% test
4	No display in immobility (Major defect)	No display in immobility 【Reject】	
5	Flicker of Pattern (Major defect)	Flicker of Pattern 【Reject】	
6	Mura (Major defect)	ND filter 2% test	
7	Over current (Major defect)	Over current [Reject]	
8	Voltage out of specification (Major defect)	Voltage out of specification 【Reject】	
9	Pattern blur ,error code	Pattern blur ,error code 【Reject】	
10	(Major defect) Dark light, Flicker (Major defect)	Dark light, Flicker 【Reject】	

No	Defect item	Criteria		Remark
	Black/White dots Dirty dots eyewinker	Specification	Allowable	Note1: disregard if out of
	(Major defect)	ψ≦0.15mm	disregard	AA
11		$0.15 mm <\!$	2	ϕ
		$0.25 \text{mm} {<} \psi \leqq 0.3 \text{mm}$	1	ψ
		0.3mm<ψ	0	
	Fiber · glass cratch · polarizer scratch/folded (minor defect)	W≦0.03mm	disregard	note1: L: Length , W: Width
		0.03mm <w≦0.05mm; L≦3.0mm</w≦0.05mm; 	2	note2: disregard if out of AA
12		0.05mm <w≦0.1mm; L≦3.0mm</w≦0.1mm; 	1	
		W>0.1mm ; L>3.0mm	0	

11. Precautions For Using LCD Modules

Please pay attentions to the followings as using the LCD module.

11.1 Handling

- (a) Do not apply strong mechanical stress like drop, shock or any force to LCD module. It may cause improper operation, even damage.
- (b) Because the ITO film very fragile and easy to be damaged, do not hit, press or rub the display surface with hard materials.
- (c) Do not put heavy or hard material on the display surface, and do not stack LCD modules.
- (d) If the display surface is dirty, please wipe the surface softly with cotton swab or clean cloth.
- (e) Wipe off water droplets or oil immediately.
- (f) Protect the LCD module from ESD. It will damage the LSI and the electronic circuit.
- (g) Do not touch the output pins directly with bare hands.
- (h) Do not disassemble the LCD module.

11. 2 Storage

- (a) Do not leave the LCD modules in high temperature, especially in high humidity for a long time.
- (b) Do not expose the LCD modules to sunlight directly.
- (c) The liquid crystal is deteriorated by ultraviolet. Do not leave it in strong ultraviolet ray for a long time.
- (d) Avoid condensation of water. It may cause improper operation.
- (e) Please stack only up to the number stated on carton box for storage and transportation. Excessive weight will cause deformation and damage of carton box.

11.3 Operation

- (a) When mounting or dismounting the LCD modules, turn the power off.
- (b) Protect the LCD modules from electric shock.
- (c) The Driver IC control algorithms stated above should always obeyed to avoid damaging the LSI and electronic circuit.
- (d) Be careful to avoid mixing up the polarity of power supply for backlight.

- (e) Absolute maximum rating specified above has to be always kept in any case. Exceeding it may cause non-recoverable damage of electronic components or, nevertheless, burning.
- (f) When a static image is displayed for a long time, remnant image is likely to occur.
- (g) Be sure to avoid bending the FPC to an acute shape, it might break FPC.

11. 4 Others

- (a) If the liquid crystal leaks from the panel, it should be kept away from the eyes or mouth.
- (b) It is recommended to peel off the protection film on the ITO film slowly so that the electrostatic charge can be minimized.
- (c) It is recommended to peel off the protection film on the polarizer slowly so that the electrostatic charge can be minimized.

12. Records Of Version

Version	Revise Date	Page	Content
0.0	2011-05-10	All	New released