

SPECIFICATION FOR LCD Module KD024QVFMA020

MODULE:	KD024QVFMA020
CUSTOMER:	

REV	DESCRIPTION	DATE
1.0	FIRST ISSUE	2016.01.08

STARTEK	INITIAL	DATE
PREPARED BY		
CHECKED BY		
APPROVED BY		

CUSTOMER	INITIAL	DATE
APPROVED BY		

Part. No	KD024QVFMA020	REV	V1.0	Page 1 of 27
----------	---------------	-----	------	--------------



Revision History

Date	Rev. No.	Page	Summary
2016.01.08	V1.0	ALL	FIRST ISSUE

Part. No	KD024QVFMA020	REV	V1.0		Page 2 of 27	
	常备库存	长期供	货	支持小量	品种齐全	

Standing Stock

Long Time supply

支持小量 NO MOQ 品 秤 齐 全 In Full Range



Contents

General Description	4
1. Block Diagram	5
2. Outline dimension	6
3. Input Terminal Pin Assignment	7
4. LCD Optical Characteristics	8
5. Electrical Characteristics	12
6. AC Characteristic	15
7. LCD Module Out-Going Quality Level	17
8. Reliability Test Result	22
9. Cautions and Handling Precautions	23
10. Packing	24

Part. No	KD024QVFMA020	REV	V1.0		Page 3 of 27	
	労 夕 庆 方	上、拥州	化	古柱小具	口 孙 文 △	



General Description

* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silico n TFT as a switching device. This model is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 2.4'TFT-LCD contains 240x320 pixels, and can display up to 262K colors.

* Features

-Low Input Voltage: 3.3V(TYP)

-Display Colors of TFT LCD: 65K/262Kcolors

- Interface: 8/9/16/18Bit MCU Interface

3/4SPI+16/18Bit RGB Interface

3-line/4-line Serial Interface

General Information	Specification	Unit	Note	
Items	Main Panel	Unit	Note	
Display area(AA)	36.72(H)*48.96(V) (2.4inch)	mm	-	
Driver element	TFT active matrix	-	-	
Display colors	65/262K	colors	-	
Number of pixels	240(RGB)*320	dots	-	
Pixel arrangement	RGB vertical stripe	-	-	
Pixel pitch	0.153(H)*0.153(V)	mm	-	
Viewing angle	ALL	o'clock	-	
Controller IC	ST7789V	-	-	
Display mode	Transmissive/ Normally Black	-	-	
Operating temperature	-20~+70	$^{\circ}$ C	-	
Storage temperature	-30∼+80	$^{\circ}$ C	-	


* Mechanical Information

	Item	Min.	Тур.	Max.	Unit	Note
Modulo	Horizontal(H)		42.92		mm	-
Module size	Vertical(V)		60.26		mm	-
3120	Depth(D)		2.5		mm	-
	Weight		TBD		g	-

Part. No	KD024QVFMA020	REV	V1.0		Page 4 of 27
	常备库存	长期供货		支持小量	品种齐全
	Standing Stock	Long Time supply		NO MOQ	In Full Range




1. Block Diagram



Part. No	KD024QVFMA020	REV	V1.0		Page 5 of 27
	常备库存	长期供	货	支持小量	品种齐全



2. Outline dimension



Part. No	KD024QVFMA020	REV	V1.0		Page 6 of 27	
	常备库存	长 期 供	货	支持小量	品 种 齐 全	
	Standing Stock	Long Time	supply	NO MOQ	In Full Range	



3. Input terminal Pin Assignment

NO.	SYMBOL	DISCRIPTION	I/O
1	GND	Ground.	Р
2	VCI	Supply voltage(3.3V).	Р
3	IOVCC	Supply voltage(1.8-3.3V).	Р
4	IM2	MPU Parallel interface bus and serial interface select If use RGB Interf	I
5	IM1	ace must select serial interface.	I
6	IM0	Fix this pin at VCI and GND.	I
7	RESET	This signal will reset the device and must be applied to properly initialize the chip.	I
8	CS	Chip select input pin ("Low" enable). fix this pin at VCI or GND when not in use.	I
9	DC(SPI-SCL)	-Display data/command selection pin in parallel interface. -This pin is used to be serial interface clock. DC='1': display data or parameter. DC='0': command data. -If not used, please fix this pin at VDDI or DGND.	I
10	WR(SPI-RS)	 -Write enable in MCU parallel interface. - Display data/command selection pin in 4-line serial interface. - Second Data lane in 2 data lane serial interface. -If not used, please fix this pin at VDDI or DGND. 	I
11	RD	Serves as a read signal and MCU read data at the rising edge. fix this pin at VCI or GND when not in use.	I
12	VSYNC	Frame synchronizing signal for RGB interface operation. fix this pin at VCI or GND when not in use.	I
13	HSYNC	Line synchronizing signal for RGB interface operation. fix this pin at VCI or GND when not in use.	I
14	ENABLE	Data enable signal for RGB interface operation. fix this pin at VCI or GND when not in use.	I
15	DOTCLK	Dot clock signal for RGB interface operation. Fix this pin at VCI or GND when not in use.	I
16	SDA	Serial input signal.	I

Part. No	KD024QVFMA020	REV	V1.0		Page 7 of 27	
	営 备 库 存	长 期 供	俗	支持小量	品 种 齐 全	

常备库存

Standing Stock Long Time supply NO MOQ

In Full Range



	1		
		The data is latched on the rising edge of the SCL signal.	
		fix this pin at VCI or GND when not in use.	
		18-bit parallel bi-directional data bus for MCU system and RGB i	
17-34	DB0-DB17	nterface mode .	I/O
		Fix to GND level when not in use	
		SPI interface output pin.	
35	SDO	-The data is output on the falling edge of the SCL signal.	0
		-If not used, let this pin open.	
36	LEDA	Anode pin of backlight	Р
37	LEDK1	Cathode pin OF backlight	Р
38	LEDK2	Cathode pin OF backlight	Р
39	LEDK3	Cathode pin OF backlight	Р
40	LEDK4	Cathode pin OF backlight	Р
41	XR	Touch panel Right Glass Terminal	A/D
42	YD	Touch panel Bottom Film Terminal	A/D
43	XL	Touch panel LIFT Glass Terminal	A/D
44	YU	Touch panel Top Film Terminal	A/D
45	GND	Ground.	Р

Part. No	KD024QVFMA020	REV	V1.0	Page 8 of 27
----------	---------------	-----	------	--------------



4. LCD Optical Characteristics

4.1 Optical specification

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
Transmittance (with Polarizer)		T (%)		_	4.65		%	Measuring with Polarizer , Reference Only	
Transmittance (without Polaria	zer)	T (%)		_	14.6		%		
Contrast		CR		640	800	_	_	(1)(2)	
Response	Rising	T _R		_	16	21		(4)(0)	
time	Falling	T _F	⊝=0	_	19	24	msec	(1)(3)	
Color gamut	(%)		Normal viewing		70	_	%	C-light	
	White	W _x	angle	0.290	0.310	0.330	_		
		W _y		0.316	0.336	0.356			
	Red R _x		0.627	0.647	0.667	_			
Color chromaticity		R_Y		0.297	0.317	0.337	_	(1)(4) CF glass	
(CIE1931)	Green	G _x		0.255	0.275	0.295	_		
()	Green	G_Y		0.562	0.582	0.602			
	Blue	B _x		0.120	0.140	0.160	_		
	Dide	B _Y		0.068	0.088	0.108			
	l lan	ΘL		_	80	_		(1)(4)	
Viewing angle	Hor.	ΘR	0.7.40	_	80	_		(1)(4) Measuring with	
	\/er	Θυ	CR>10	_	80	_		Polarizer ,	
	∨er.	ΘD		_	80	_		Reference Only	
Optima View D	irection			Free	Э			(5)	

4.2 Measuring Condition

■ Measuring surrounding: dark room

■ Ambient temperature : 25±2°C

■ 15min. warm-up time.


Part. No	KD024QVFMA020	REV	V1.0		Page 9 of 27
	常备库存	长期供	货	支持小量	品 种 齐 全



4.3 Measuring Equipment

■ FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.

Note (1) Definition of Viewing Angle:




Note (2) Definition of Contrast Ratio (CR): measured at the center point of panel


Part. No	KD024QVFMA020	REV	V1.0		Page 10 of 27
常备库存		长期供	货	支持小量	品种齐全



Note (3) Definition of Response Time: Sum of T_R and T_F



Note (4) Definition of optical measurement setup



Part. No	KD024QVFMA020	REV	V1.0		Page 11 of 27	
	常备库存	长期供	货	支持小量	品种齐全	
	Standing Stock		supply	NO MOQ	In Full Range	



Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit
Digital Supply Voltage	VDD	-0.3	4.6	V
Digital interface supple Voltage	VDDIO	-0.3	4.6	V
Operating temperature	T _{OP}	-20	+70	$^{\circ}$
Storage temperature	T _{ST}	-30	+80	$^{\circ}$


5.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Note
Digital Supply Voltage	VDD	2.4	33	4.2	V	
Digital interface supple Voltage	VDDIO	1.65	3.3	4.2	V	
Normal mode Current consumption	IDD		8		mA	
Lovel input veltage	V _{IH}	0.7VDDIO		VDDIO	V	
Level input voltage	VIL	GND		0.3VDDIO	V	
Lovel output veltage	Vон	0.8VDDIO		VDDIO	V	
Level output voltage	Vol	GND		0.2VDDIO	V	

5.3 LED Backlight Characteristics

The back-light system is edge-lighting type with 4chips White LED

Item	Symbol	Min.	Тур.	Max.	Unit	Note
Forward Current	lf	60	80		mA	
Forward Voltage	VF		3.2		V	
LCM Luminance	L _V	450			cd/m2	IF=80MA
Uniformity	AVg	80			%	



BLU CIRCUIT DIAGRAM

Part. No	KD024QVFMA020	REV	V1.0		Page 12 of 27
常备库存		长期供货		支持小量	品种齐全

Standing Stock

Long Time supply


NO MOQ

In Full Range




6. AC Characteristic

6.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I system)



Signal	Symbol	Parameter	min	max	Unit	Description
DCV	tast	Address setup time	0	-	ns	
DCX	taht	Address hold time (Write/Read)	10	-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
CSX	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write cycle	66	-	ns	
WRX	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
	trcfm	Read Cycle (FM)	450	-	ns	
RDX (FM)	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
	trc	Read cycle (ID)	160	-	ns	
RDX (ID)	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D[47 0]	tdst	Write data setup time	10	-	ns	
D[17:0],	tdht	Write data hold time	10	-	ns	For maximum CL 20nF
D[15:0], D[8:0],	trat	Read access time	-	40	ns	For maximum CL=30pF For minimum CL=8pF
D[8:0], D[7:0]	tratfm	Read access time	-	340	ns	FOI IIIIIIIIIIIIIII CL=opr
D[7.0]	trod	Read output disable time	20	80	ns	


Note: Ta = -30 to 70 °C, IOVCC=1.65V to 2.8V, VCI=2.6V to 3.3V, GND=0V



Part. No	KD024QVFMA020	REV V1.0			Page 13 of 27	
	常备库存		长期供货		品种齐全	
Standing Stock		Long Time supply		NO MOQ In Full Range		




CSX timings:



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Write to read or read to write timings:



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Part. No	KD024QVFMA020	REV	V1.0		Page 14 of 27
常备库存		长期供货		支持小量	品种齐全


Standing Stock

Long Time supply

支持小量 NO MOQ 品种齐全 In Full Range



6.2 Display Serial Interface Timing Characteristics (3-line SPI system)




VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=-30 to 70 ℃

Signal	Symbol	Parameter	Min	Max	Unit	Description
	T _{CSS}	Chip select setup time (write)	15		ns	
	T _{CSH}	Chip select hold time (write)	15		ns	
CSX	T _{CSS}	Chip select setup time (read)	60		ns	
	T _{scc}	Chip select hold time (read)	65		ns	
	T _{CHW}	Chip select "H" pulse width	40		ns	
	T _{SCYCW}	Serial clock cycle (Write)	66		ns	
	T _{SHW}	SCL "H" pulse width (Write)	15		ns	
SCL	T _{SLW}	SCL "L" pulse width (Write)	15		ns	
SCL	T _{SCYCR}	Serial clock cycle (Read)	150		ns	
	T _{SHR}	SCL "H" pulse width (Read)	60		ns	
	T _{SLR}	SCL "L" pulse width (Read)	60		ns	
SDA	T _{SDS}	Data setup time	10		ns	
(DIN)	(DIN) T _{SDH} Data hold time		10		ns	
DOLIT	T _{ACC}	Access time	10	50	ns	For maximum CL=30pF
DOUT	Тон	Output disable time	15	50	ns	For minimum CL=8pF

Part. No	KD024QVFMA020	REV	V1.0		Page 15 of 27
	常备库存	长期供货		支持小量	品种齐全
	Standing Stock	Long Time supply		NO MOQ	In Full Range



6.3Display Serial Interface Timing Characteristics (4-line SPI system)




VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=-30 to 70 $^{\circ}$

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
	T _{css}	Chip select setup time (write)	15		ns	
	T _{CSH}	Chip select hold time (write)	15		ns	
CSX	T _{CSS}	Chip select setup time (read)	60		ns	
	T _{scc}	Chip select hold time (read)	65		ns	
	T _{CHW}	Chip select "H" pulse width	40		ns	
	T _{SCYCW}	Serial clock cycle (Write)	66		ns	urite command 9 data
	T _{SHW}	SCL "H" pulse width (Write)	15		ns	-write command & data ram
SCL	T _{SLW}	SCL "L" pulse width (Write)	15		ns	Idili
SCL	T _{SCYCR}	Serial clock cycle (Read)	150		ns	-read command & data
	T _{SHR} SCL "H" pulse width (Read)		60		ns	ram
	T _{SLR}	SCL "L" pulse width (Read)	60		ns	Taili
D/CX	T _{DCS}	D/CX setup time	10		ns	
D/CX	T _{DCH}	D/CX hold time	10		ns	
SDA	T _{SDS}	Data setup time	10		ns	
(DIN)	T _{SDH}	Data hold time	10		ns	
DOUT	T _{ACC}	Access time	10	50	ns	For maximum CL=30pF
DOOT	Тон	Output disable time	15	50	ns	For minimum CL=8pF

	Part. No	KD024QVFMA020	REV	V1.0	Page 16 of 27		
-		常备库存		长 期 供 货		品种齐全	
	Standing Stock		Long Time supply		NO MOQ	In Full Range	



6.4 Parallel RGB Interface Timing Characteristics




Signal	Symbol	Parameter	MIN	MAX	Unit	Description	
HSYNC,	+	VCVNC LICVNC Catus Times	20				
VSYNC	T _{SYNCS}	VSYNC, HSYNC Setup Time	30	-	ns		
ENABLE	T _{ENS}	Enable Setup Time	25	-	ns		
	T _{ENH}	Enable Hold Time	25	-	ns		
	PWDH	DOTCLK High-level Pulse Width	60	-	ns		
DOTCLK	PWDL	DOTCLK Low-level Pulse Width	60	-	ns		
DOTCLK	T _{CYCD}	DOTCLK Cycle Time	120	-	ns		
	Trghr, Trghf	DOTCLK Rise/Fall time	-	20	ns		
DB	T _{PDS}	PD Data Setup Time	50	-	ns		
DB	T _{PDH}	PD Data Hold Time	50	-	ns		

Part. No	KD024QVFMA020	REV V1.0			Page 17 of 27	
常备库存		长期供货		支持小量	品种齐全	
Standing Stock		Long Time supply		NO MOQ	In Full Range	



6.5 Reset Timing Characteristics



VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=-30 ~ 70 ℃

Related Pins	Symbol	Symbol Parameter		MAX	Unit
	TRW	Reset pulse duration	10	-	us
RESX	TRT	Reset cancel	-	5 (Note 1, 5)	ms
	IKI	Reset Califel		120 (Note 1, 6, 7)	ms

Notes:


- The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
 - 2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

- 3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.
 - 4. Spike Rejection also applies during a valid reset pulse as shown below:

	Part. No	KD024QVFMA020	REV	V1.0		Page 18 of 27	
常备库存		长期供货		支持小量	品种齐全		
Standing Stock		Long Time	supply	NO MOQ	In Full Range		





- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

Part. No	KD024QVFMA020	REV	V1.0		Page 19 of 27	
	常备库存	长期供	货	支持小量	品种齐全	

Standing Stock

Long Time supply

文狩小童 NO MOQ 品 秤 齐 全 In Full Range



7. LCD Module Out-Going Quality Level

7.1 VISUAL & FUNCTION INSPECTION STANDARD

7.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature : 25±5°C

Humidity: 65%±10%RH


Viewing Angle: Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance:30-50cm



7.1.2 Definition



Zone A: Effective Viewing Area(Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (Zone A+Zone B) which can not be seen after assembly by customer.)

Note:

As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer.

7.1.3 Sampling Plan

According to GB/T 2828-2003;, normal inspection, Class II

AQL:

Major defect	Minor defect

	Part. No	KD024QVFMA020	REV	V1.0		Page 20 of 27	
	常备库存		长期供货		支持小量	品 种 齐 全	
Standing Stock		Long Time supply		NO MOQ	In Full Range		



0.65

LCD: Liquid Crystal Display , TP: Touch Panel , LCM: Liquid Crystal Module

No	Items to be	Criteria	Classification of
	inspected		defects
		1) No display, Open or miss line	
1	Eupational defeate	2) Display abnormally, Short	
'	Functional defects 3) Backlight no lighting, abnormal lighting.		
		4) TP no function	Major
2	Missing	Missing Component	
3	Outline dimension	Overall outline dimension beyond the drawing	
3		is not allowed	
4	Color tone	Color unevenness, refer to limited sample	
5	Soldering	Good soldering , Peeling off is not allowed.	Minor
5	appearance		Minor
6	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.	

7.1.4 Criteria (Visual)

Number	Items	Criteria(mm)			
1.0 LCD Crack/Broken	(1) The edge of LCD broken			,	
NOTE:		X	Y	Z	
X: Length Y: Width		≤3.0mm	<pre><inner border="" line="" of="" pre="" seal<="" the=""></inner></pre>	≤T	

Part. No	KD024QVFMA020	REV	V1.0		Page 21 of 27
	党 夂 庞 左	长 間 供	华	古挂小昰	品 种 文 仝



Z: Height L: Length of ITO, T: Height of LCD		X Y Z		
		X Y Z ≤3.0mm ≤L ≤T		
	(3) LCD crack	Crack Not allowed		

Number	Items	Criteria (mm)

Part. No	KD024QVFMA020	REV	V1.0		Page 22 of 27
常备库存		长期供	货	支持小量	品种齐全

Standing Stock

Long Time supply

NO MOQ

In Full Range



Spot defect ① light dot (LCD/TP/Polarizer black/white spot , light dot, pinhole, dent, 2.0 stain) Acceptable Qty Zone В C Α Size (mm) Ф≤0.10 Ignore 0.10<Φ≤0.15 3(distance ≥ 10mm) Ignore 0.15<Φ≤0.2 1

0.2<Ф

Χ $\Phi = (X+Y)/2$

②Dim spot (LCD/TP/Polarizer dim dot, light leakage、dark spot)

0

		, , , ,	,		
Zone	Zone Acceptable Qty				
Size (mm)	А	С			
Ф≤0.1	Ign				
0.1<Φ≤0.2	2(distanc	lanoro			
0.2<Φ≤0.3		Ignore			
Ф>0.3	(

③ Polarizer accidented spot

Zone	A		
Size (mm)	Α	В	С
Ф≤0.2	Igno		
0.2<Φ≤0.5	2(distance	Ignore	
Ф>0.5	0		

Line defect (LCD/TP /Polarizer black/white line, scratch, stain)

\Midth(mm)	Longth(mm)	Acceptable Qty			
Width(mm)	Length(mm)	Α	В	С	
Ф≤0.03	Ignore	Ignore			
0.03 <w≤0.05< td=""><td>L≤3.0</td><td colspan="2">N≤2</td><td>Ignore</td></w≤0.05<>	L≤3.0	N≤2		Ignore	
0.05 <w≤0.08< td=""><td>L≤2.0</td><td colspan="2">N≤2</td><td></td></w≤0.08<>	L≤2.0	N≤2			
0.08 <w< td=""><td colspan="4">Define as spot defect</td></w<>	Define as spot defect				

Part. No	KD024QVFMA020	REV	V1.0		Page 23 of 27
	告 夕 庆 方	上 間 出	化	古特小島	旦 劫 文 入

常备库存 Standing Stock

长期供货 Long Time supply

支持小量 NO MOQ

品 种 齐 全 In Full Range



4.0	SMT		According to IPC-A-610C class II standard . Function defect and missing part are major defect ,the others are minor defect.							
		TP bubble/ accidented spot	Size Φ(mm) Φ≤0.1 0.1<Φ≤0.2 0.2<Φ≤0.3	A 2 (dis	Ignore stance≧10mm) 1	y C Ignore				
		Assembly deflection	0.3<Φ 0 beyond the edge of backlight ≤0.15mm				ım			
5.0						≇'性				
	TP Related		Newton Ring area>1/3 TP area NG Newton Ring area≤1/3 TP area OK		2.排稿對					
					似牛顿环					

Part. No	KD024QVFMA020	REV	V1.0		Page 24 of 27
•	常备库存 长期供货		货	支持小量	品种齐全
	Standing Stock	Long Time	supply	NO MOQ	In Full Range



TP corner broken X: length Y: width Z: height	X X≤3.0mm * Circuitry bi	Y Y≤3.0mm roken is not	Z Z <lcd thicknes</lcd 	Z
TP edge broken X: length Y: width Z: height	X X≤6.0mm * Circuitry not allowed.	broken is	Z Z <lcd thicknes</lcd 	Z

Criteria (functional items)

Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed
5	TP no function	Not allowed

8. Reliability Test Result

8.1 Condition

<u>0.1 Odilallion</u>				
Item	Condition	Sample Size	Test Result	Note
Low Temperature	-20°C, 96HR	3ea	pass	-

Part. No	KD024QVFMA020	REV	V1.0		Page 25 of 27	
	常备库存 长期供货		货	支持小量	品种齐全	
	Standing Stock	Long Time	supply	NO MOQ	In Full Range	



Operating Life test				
Thermal Humidity	70℃, 90%RH, 96HR	3ea	2000	
Operating Life test	70 C, 90 % KH, 90HK	Sea	pass	_
Temperature Cycle ON/OFF	-20°C ↔ 70°C, ON/OFF, 20CYC	3ea	2000	(1)
test	-20 € ↔ 70 €, ON/OFF, 20€1€	Sea	pass	(1)
High Temperature	80°C OCHD	200	2000	
Storage test	80 ℃, 96HR	3ea	pass	_
Low Temperature	−30°C, 96HR	3ea	2000	
Storage test	− 30 C, 90HK	Sea	pass	_
	The sample should be allowed to stand the			
	following 5 cycles of operation: TSTL for 30 minutes ->			
	normal temperature for 5 minutes -> TSTH for 30	3ea		
Thermal Shock Resistance	minutes -> normal temperature for 5 minutes, as one		pass	
	cycle, then taking it out and drying it at normal			
	temperature, and allowing it stand for 24 hours			
Box Drop Test	1 Corner 3 Edges 6 faces, 66cm(MEDIUM BOX)	1box	pass	-

Note (1) ON Time over 10 seconds, OFF Time under 10 seconds

9. Cautions and Handling Precautions

9.1 Handling and Operating the Module

(1) When the module is assembled, it should be attached to the system firmly.

Do not warp or twist the module during assembly work.

(2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to

	Part. No	KD024QVFMA020	REV	V1.0		Page 26 of 27	
_		常备库存	长期供	货	支持小量	品 种 齐 全	
		Standing Stock	Long Time	supply	NO MOQ	In Full Range	



the module and back-light unit.

- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.

If you have the droplets for a long time, staining and discoloration may occur.

- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.

Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.

- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence &6.2 Power Off Sequence

9.2 Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
- It is highly recommended to store the module with temperature from 0 to 35 $\,^\circ\mathbb{C}\,$ and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.
- In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.

10.Packing

---TBD---

Part. No	KD024QVFMA020	REV	V1.0		Page 27 of 27	
	常备库存	长 期 供	货	支持小量	品种齐全	
	Standing Stock	Long Time	supply	NO MOQ	In Full Range	