

# **GC9308**

# a-Si TFT LCD Single Chip Driver 320RGBx240 Resolution and 262K color

Rev.1.0 Preliminary 2019-2-20



#### GENERATION REVISION HISTORY

REV.	EFFECTIVE DATE	DESCRIPTION OF CHANGES	PREPARED BY
1.0	2019-2-20	New Created	Aaron
1.0	2017-2-20	New Cleated	
<u> </u>			



# **Table of Content**

Tab	ole of C	Content		3
1.	Intro	duction.		6
2.	Featu	ıres		7
3.	Bloc	k Diagra	am	8
	3.1.	Blo	ock diagram	8
	3.2.	Pin	1 Description	9
	3.3.	PA	D coordinates	15
4.	Inter	face sett	ting	23
	4.1.	MC	CU interfaces	23
		4.1.1.	MCU interface selection	24
		4.1.2.	8080-I Series Parallel Interface	25
		4.1.3.	Write Cycle Sequence	26
		4.1.4.	Read Cycle Sequence	27
		4.1.5.	8080- II Series Parallel Interface	28
		4.1.6.	Write Cycle Sequence	29
		4.1.7.	Read Cycle Sequence	30
		4.1.8.	Serial Interface	31
		4.1.9.	Write Cycle Sequence	32
		4.1.10.	Read Cycle Sequence	34
		4.1.11.	Data Transfer Break and Recovery	36
		4.1.12.	Data Transfer Pause	38
		4.1.13.	Serial Interface Pause (3_wire)	39
		4.1.14.	Parallel Interface Pause	39
		4.1.15.	Data Transfer Mode	39
		4.1.16.	Data Transfer Method 1	40
		4.1.17.	Data Transfer Method 2	40
	4.2.	RG	GB Interface	41
		4.2.1.	RGB Interface Selection	41
		4.2.2.	RGB Interface Timing	44
	4.3.	VS	SYNC Interface	47
	4.4.	Dis	splay Data RAM (DDRAM)	48
	4.5.	Dis	splay Data Format	48
		4.5.1.	3-line Serial Interface	48
		4.5.2.	4-line Serial Interface	51
		4.5.3.	2-data-line mode	53
		4.5.4.	8-bit Parallel MCU Interface	55
		4.5.5.	9-bit Parallel MCU Interface	58
		4.5.6.	16-bit Parallel MCU Interface	60
		4.5.7.	18-bit Parallel MCU Interface	66
		4.5.8.	6-bit Parallel RGB Interface	70
		4.5.9.	16-bit Parallel RGB Interface	71

#### GC9308 DataSheet

4.5.10.	18-bit Parallel RGB Interface	72
Function Des	scription	73
5.1. Dis	splay data GRAM mapping	73
5.2. MC	CU to memory write/read direction	74
5.3. GR	RAM to display address mapping	76
5.3.1.	Normal display on or partial mode on, vertical scroll off	77
5.3.2.	Vertical scroll display mode	78
5.3.3.	Updating order on display active area in RGB interface mode	79
5.4. Tea	aring effect output line	81
5.4.1.	Tearing effect line modes	81
5.4.2.	Tearing effect line timing	82
5.5. Soi	urce driver	83
5.6. Ga	te driver	83
5.7. Sca	an mode setting	84
5.8. LC	CD power generation circuit	85
5.8.1.	Power supply circuit	85
5.8.2.	LCD power generation scheme	86
5.9. Ga	mma Correction	87
5.10. Pov	wer Level Definition	90
5.10.1.	Power Levels	90
5.10.2.	Power Flow Chart	91
5.10.3.Bright	tness control block	92
5.11. Inp	out/output pin state	93
5.11.1.	Output pins	93
5.11.2.	Input pins	93
Command		94
6.1. Co	ommand List	94
6.2. De	escription of Level 1 Command	100
6.2.1.	Read display identification information (04h)	100
6.2.2.	Read Display Status (09h)	102
6.2.3.	Enter Sleep Mode (10h)	104
6.2.4.	Sleep Out Mode (11h)	106
6.2.5.	Partial Mode ON (12h)	108
6.2.6.	Normal Display Mode ON (13h)	109
6.2.7.	Display Inversion OFF (20h)	110
6.2.8.	• •	
6.2.9.	Display OFF (28h)	112
6.2.10.	Display ON (29h)	113
6.2.11.		
6.2.12.	Row Address Set (2Bh)	116
6.2.13.	•	
6.2.14.	Partial Area (30h)	120
6.2.15.	Vertical Scrolling Definition (33h)	123
6.2.16.		
6.2.17.	Tearing Effect Line ON (35h)	128
	Function Dec 5.1. Di 5.2. Mo 5.3. GF 5.3.1. 5.3.2. 5.3.3. 5.4. Te 5.4.1. 5.4.2. 5.5. So 5.6. Ga 5.7. Sc 5.8. LC 5.8.1. 5.8.2. 5.9. Ga 5.10. Po 5.10.1. 5.10.2. 5.10.3.Brigh 5.11. Inp 5.11.1. 5.11.2. Command 6.1. Co 6.2. Dec 6.2.1. 6.2.2. 6.2.3. 6.2.4. 6.2.5. 6.2.6. 6.2.7. 6.2.8. 6.2.9. 6.2.10. 6.2.11. 6.2.12. 6.2.13. 6.2.14. 6.2.15. 6.2.16.	Function Description 5.1. Display data GRAM mapping 5.2. MCU to memory write/read direction 5.3. GRAM to display address mapping 5.3.1. Normal display on or partial mode on, vertical scroll off. 5.3.2. Vertical scroll display mode 5.3.3. Updating order on display active area in RGB interface mode 5.4.1. Tearing effect output line. 5.4.1. Tearing effect line modes 5.4.2. Tearing effect line timing 5.5. Source driver 5.6. Gate driver 5.7. Scan mode setting. 5.8. LCD power generation circuit. 5.8.1. Power supply circuit. 5.8.2. LCD power generation scheme 5.9. Gamma Correction 5.10.1. Power Level Definition 5.10.1. Power Level Definition 5.10.1. Power Flow Chart. 5.10.3. Brightness control block. 5.11. Input/output pin state. 5.11.1. Output pins 5.11.2. Input pins 6.2.1. Read display identification information (04h). 6.2.2. Read Display Status (09h) 6.2.3. Enter Sleep Mode (11h). 6.2.5. Partial Mode ON (12h). 6.2.6. Normal Display Mode ON (13h). 6.2.7. Display Inversion OFF (20h). 6.2.8. Display Inversion OFF (20h). 6.2.9. Display OFF (28h). 6.2.10. Display OFF (28h). 6.2.11. Column Address Set (28h). 6.2.12. Row Address Set (28h). 6.2.13. Memory Write (2Ch). 6.2.14. Partial Area (30h). 6.2.15. Vertical Scrolling Definition (33h). 6.2.16. Tearing Effect Line OFF (34h).



	GC9308 Da	ataSheet	
	6.2.18.	Memory Access Control(36h)	130
	6.2.19.	Vertical Scrolling Start Address (37h)	133
	6.2.20.	Idle Mode OFF (38h)	135
	6.2.21.	Idle Mode ON (39h)	136
	6.2.22.	COLMOD: Pixel Format Set (3Ah)	138
	6.2.23.	Write Memory Contiue (3Ch)	140
	6.2.24.	Set_Tear_Scanline (44h)	143
	6.2.25.	Get_Scanline (45h)	145
	6.2.26.	Write Display Brightness (51h)	146
	6.2.27.	Write CTRL Display (53h)	148
	6.2.28.	Read ID1 (DAh)	150
	6.2.29.	Read ID2 (DBh)	152
	6.2.30.	Read ID3 (DCh)	154
	6.3. De	scription of Level 2 Command	156
	6.3.1.	RGB Interface Signal Control (B0h)	156
	6.3.2.	Blanking Porch Control (B5h)	159
	6.3.3.	Display Function Control (B6h)	161
	6.3.4.	Tearing Effect Control (BAh)	164
	6.3.5.	Interface Control (F6h)	166
	6.4. De	scription of Level 3 Command	167
	6.4.1.	Frame Rate (E8h)	167
	6.4.2.	SPI 2DATA control(E9h)	170
	6.4.3.	Power Control 1 (C1h)	171
	6.4.4.	Power Control 2 (C3h)	172
	6.4.5.	Power Control 3 (C4h)	173
	6.4.6.	Power Control 4 (C9h)	174
	6.4.7.	Power Control 6 (ECh)	175
	6.4.8.	Power Control 7(A7h)	177
	6.4.9.	Inter Register Enable1(FEh)	178
	6.4.10.	Inter Register Enable2(EFh)	179
	6.4.11.	SET_GAMMA1 (F0h)	180
	6.4.12.	SET_GAMMA2 (F1h)	182
	6.4.13.	SET_GAMMA3 (F2h)	184
	6.4.14.	SET_GAMMA4 (F3h)	186
7.	Electrical Ch	aracteristics	188
	7.1. Ab	solute Maximum Ratings	188
	7.2. DC	Characteristics	189
	7.3. AC	Characteristics	191
	7.3.1.	Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I )	191
	7.3.2.	Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080-II)	193
	7.3.3.	Display Serial Interface Timing Characteristics (3-line SPI system)	195
	7.3.4.	Display Serial Interface Timing Characteristics (4-line SPI system)	196
	7.3.5.	Parallel 18/16/6-bit RGB Interface Timing Characteristics	197



# 1. Introduction

GC9308 is a 262,144-color single-chip SOC driver for a-TFT liquid crystal display with resolution of 320RGBx240 dots, comprising a 960-channel source driver, a 240-channel gate driver, 172,800 bytes GRAM for graphic display data of 320RGBx240 dots, and power supply circuit.

GC9308 supports parallel 8-/9-/16-/18-bit data bus MCU interface, 6-/16-/18-bit data bus RGB interface and 3-/4-line serial peripheral interface (SPI). The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area.

GC9308 supports full color, 8-color display mode and sleep mode for precise power control by software and these features make the GC9308 an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.



# 2. Features


- ◆ No need for external electronic component
- ◆ Display resolution: [320xRGB](H) x 240(V)
- ◆ Output:
  - 960 source outputs
  - 240 gate outputs
- ◆ a-TFT LCD driver with on-chip full display RAM: 172,800 bytes
- ◆ System Interface
  - 8-bits, 9-bits, 16-bits, 18-bits interface with 8080-I /8080-II series MCU
  - 6-bits, 16-bits, 18-bits RGB interface with graphic controller
  - 8-bits, 9-bits 24bit Serial Peripheral Interface (SPI) and 2 data lane SPI
- ♦ Display mode:
  - Full color mode (Idle mode OFF): 262K-color (selectable color depth mode by software)
  - Reduce color mode (Idle mode ON): 8-color
- ◆ Power saving mode:
  - Sleep mode
- ◆ On chip functions:
  - Timing generator
  - Oscillator
  - DC/DC converter
  - Dot/column inversion
- ◆ Low -power consumption architecture
  - Low operating power supplies:
    - ➤ IOVCC = 1.65V ~ 3.3V (logic)
    - $ightharpoonup VCI = 2.5V \sim 3.3V \text{ (analog)}$
- ◆ LCD Voltage drive:
  - Source/Gamma power supply voltage
    - $\triangleright$  AVDD GND = 6.5V ~7.5V
    - $\rightarrow$  AVEE GND = -5.5V ~ -4.5V
    - $VCL GND = -3.0V \sim -1.5V$
  - Gate driver output voltage
    - $VGH GND = 10.0V \sim 12.0V$
    - $VGL GND = -11.0V \sim -9.0V$
    - ➤ VGH VGL ≦23V
- ◆ Operate temperature range: -40°C to 80°C
- ◆ a-Si TFT LCD storage capacitor : Cst on Common structure only



# 3. Block Diagram

## 3.1. Block diagram

Figure1





# 3.2. Pin Description

Table 1.

	Power Supply Pins								
Pin Name	I/O	Type	Descriptions						
IOVCC	I	Digital Power	Low voltage power supply for interface logic circuits(1.65~3.3V)						
VCI	I	Analog Power	High voltage power supply for analog circuit blocks(2.5~3.3V)						
VCORE	O	Digital Dayyan	Regulated Low voltage level for interface circuits						
VCORE		Digital Power	Don't apply any external power to this pad						
VSSA	т.	Analog Ground	System ground level for analog circuit blocks						
VSSA	I		Connect to VSSA on the FPC to prevent noise.						
VSSC	I	Disital Cosses 1	System ground level for Digital circuit blocks						
VSSC	1	Digital Ground	Connect to VSSC on the FPC to prevent noise.						



Table 2

				Inte	erface	Logic	Signals						
Pin Name	I/O	Туре		Descriptions Select the MCU interface mode									
			-Selec	t the N	MCU i	nterfac	ce mode						
			IM	IM	IM	IM			in use				
			3	2	1	0	MCU-Interface	Registe r	GRAM				
			0	1	0	0	8080 MCU 8-bit bus interface I	D[7:0]	D[7:0]				
			0	1	1	0	8080 MCU16-bit bus interface I	D[7:0]	D[15:0]				
			0	1	0	1	8080 MCU 9-bit bus interface I	D[7:0]	D[8:0]				
			0	1	1	1	8080 MCU18-bit bus interface I	D[7:0]	D[17:0]				
			1	1	0	1	3-wire 9-bit data serial interface I	SDA: I	n/OUT				
		(IOVCC/GN D)	1	1	0	1	2 data line serial	SDA: I					
	I						interface I	DCX	X:In				
			1	1	1	1	4-wire 8-bit data serial interface I	SDA:	In/OUT				
					1	0	8080 MCU 16-bit		D[17:1				
IM[3:0]			0	0			bus interface II	D[8:1]	0] ,D[8:1]				
				0	0	0	0	8080 MCU 8-bit bus interface II	D[17:1 0]	D[17:1 0]			
			0	0	1	1	8080 MCU 18-bit bus interface II	D[8:1]	D[17:0]				
			0	0	0	1	8080 MCU 9-bit bus interface II	D[17:1 0]	D[17:9]				
							1	0	0	1	3-wire 9-bit data serial interface II		I:In ):Out
							1	0	1	1	4-wire 8-bit data serial interface II		I:In ):Out
					1	0	0	0	3wires 24-bit data serial interface (ID0)		OO, SCL, SX		
			1	1	1	0	3wires 24-bit data serial interface (ID1)		OO, SCL, SX				
			MPU	Parall	el inte	rface t	ous and serial interface	e select					
			If use	RGB	Interfa	ace mu	st select serial interfac	ce.					
			Fix th	is pin	at IOV	/CC o	r GND.						



#### GC9308 DataSheet

GC93	U8 D	ataSheet						
		MCU	This signal will reset the device and must be applied to properly initialize					
RESX	I	(IOVCC/GN	the chip.					
		D)	Signal is active low.					
		MCU	Chip select input pin( "Low" enable).					
CSX	I	(IOVCC/GN	This pin can be permanently fixed "Low" in MPU interface mode only.					
		D)	This pin can be permanently fixed. Bow in Mir e interface mode only.					
			This pin is used to select "Data or Command" in the parallel interface					
		MCU	When DCX='1', data is selected.					
D/CX	I	(IOVCC/	When DCX='0', command is selected.					
(SCL)	_	GND)	This pin is used serial interface clock in 3-wire 9-bit/3-wire 24-bit / 4-wire					
		GI(D)	8-bit serial data interface.					
			If not used, this pin should be connected to IOVCC or GND.					
		MCU	8080-I/8080-II system (RDX): Serves as a read signal and MCU read data					
RDX	I	(IOVCC/	at the rising edge.					
		GND)	Fix to IOVCC level when not in use					
			8080-I/8080-II system (WRX): Serves as a write signal and writes data at					
WRX		MCU	the rising edge.					
(D/CX)	I	(IOVCC/	4-line system (D/CX): Serves as command or parameter select.					
(D/CA)		GND)	2 lane mode serial interface: Serves as the second SDA					
			Fix to IOVCC level when not in use.					
	I/O	MCU	18-bit parallel bi-directional data bus for MCU system and RGB interface					
D[17:0]		(IOVCC/	mode					
		GND)	Fix to VSS level when not in use					
			When IM[3]:Low, Serial in/out signal in 3-wire 9-bit/4-wire 8-bit serial					
		MCU	data interface.					
SDI/SD	I/O	(IOVCC/	When IM[3]:High, Serial input signal in 3-wire 9-bit/4-wire 8-bit serial					
Α	1/0	GND)	data interface.					
		GND)	The data is applied on the rising edge of the SCL signal.					
			If not used, fix this pin at IOVCC or GND.					
		MCU	Serial output signal.					
SDO	О		The data is outputted on the falling edge of the SCL signal.					
		(IOVCC/GN	If not used, open this pin					
		D)						
		MCU	Tearing effect output pin to synchronize MPU to frame writing, activated					
TE	О	(IOVCC/	by S/W command. When this pin is not activated, this pin is low. If not					
		GND)	used, open this pin.					
		MCU						
DOTCL	I		Dot clock signal for RGB interface operation.					
K		(IOVCC/GN	Fix to IOVCC or VSSC level when not in use.					
		D)						
		MCU						
VSYNC	I		Frame synchronizing signal for RGB interface operation.					
		(IOVCC/GN	Fix to IOVCC or VSSC level when not in use.					
		D)						



#### GC9308 DataSheet

HSYNC	I	MCU (IOVCC/ GND)	Line synchronizing signal for RGB interface operation. Fix to IOVCC or VSSC level when not in use.
DE	Ι	MCU (IOVCC/ GND)	Data enable signal for RGB interface operation.  Fix to IOVCC or GND level when not in use.

#### Note:

- 1. If CSX is connected to GND in Parallel interface mode, there will be no abnormal visible effect to the display module. Also there will be no restriction on using the Parallel Read/Write protocols, Power On/Off Sequences or other functions. Furthermore there will be no influence to the Power Consumption of the display module.
- 2. When CSX='1', there is no influence to the parallel and serial interface.



#### Table 3

LCD Driver Input/Output Pins								
Pin Name	I/O	Туре	Descriptions					
00.60 01		G	Source output signals					
S960~S1	О	Source	Leave the pin to open when not in use.					
C240 C1	0	C 4	Gate output signals.					
G240~G1	О	Gate	Leave the pin to open when not in use.					
VRDD	О	Power	Power supply for AVDD					
VREE	О	Power	Power supply for AVEE					
VRCL	О	Power	Power supply for VCL.					
AVDD	0	Power	Output voltage of 1 <sup>st</sup> step up circuit(3*VRDD).Input voltage to 2 <sup>nd</sup> step					
AVDD	U	Power	up circuit. Generated power output pad for source driver block.					
AVEE	0	Power	Output voltage of 1 <sup>st</sup> step up circuit(-2*VREE).Input voltage to 2 <sup>nd</sup> step					
AVEE	U	Power	up circuit. Generated power output pad for source driver block.					
VGH	О	Power	Power supply for the gate driver(Positive).					
VGL	О	Power	Power supply for the gate driver(Negative).					
VCL	О	Power	Power supply for VGH and VGL.					
VCL		1 Ower	VCL=0~-VCI					
			internal generated stable power for source driver unit					
VREG1A	О	Ref	VREG1A is the highest positive grayscale reference voltage of source					
			driver					
			internal generated stable power for source driver unit					
VREG1B	О	Ref	VREG1B is the lowest positive grayscale reference voltage of source					
			driver					
			internal generated stable power for source driver unit					
VREG2A	О	Ref	VREG2A is the highest negative grayscale reference voltage of source					
			driver					
			internal generated stable power for source driver unit					
VREG2B	О	Ref	VREG2B is the highest negative grayscale reference voltage of source					
			driver					
LEDPWM	О	Dig IO	Output pin for PWM(Pulse width Modulation) signal of LED driving.					
		2.510	If not used, open this pad.					

#### Table 4

Test Pins								
Pin Name	I/O	Type	Descriptions					
DUMMY	-	Open	Input pads used only for test purpose at IC-side.  During normal operation ,leave these pads open.					



## **Liquid crystal power supply specifications Table**

#### Table 5

No.	Item		Description					
1	TFT Source Driver		960 pins (320*RGB)					
2	TFT Gate Driver		240 pins					
3	TFT Display's Capacitor Structur	re	Cst structure only (Cs on Common)					
4	Liquid Caratal Daire Output	S1~S960	V0~V63 grayscales					
4	Liquid Crystal Drive Output	G1~G240	VGH-VGL					
5	Input Voltage	IOVCC	1.65~3.30V					
3	Input Voltage	VCI	2.50~3.30V					
		AVDD	6.5~7.5V					
		AVEE	-5.5V~-4.5V					
6	Liquid Carretel Daire Welteres	VGH	10.0~12.0V					
0	Liquid Crystal Drive Voltages	VGL	-11.0~9.0V					
		VCL	-3.0~-1.5V					
		VGH-VGL	Max.23.0V					
		AVDD	VCI*3					
		AVEE	VCI*-2					
7	Internal Step-up Circuits	VGH	VCI*5					
		VGL	VCI*-5					
		VCL	VCI*-1					



## 3.3. PAD coordinates

No 1	Name	X-axis	Y-axis	Width	Hight	No O4	Name	X-axis	Y-axis	Width	Hight	No	Name	X-axis	Y-axis	Width	Hight
2	VCOM VCOM	-8989 -8949	-244 -244	24 24	69 69	91 92	DUMMY DUMMY	-5389 -5349	-244 -244	24 24	69 69	181 182	DB<3>	-1789 -1749	-244 -244	24 24	69 69
3	VCOM	-8909	-244	24	69	93	VSYNC	-5309	-244	24	69	183	DB<3>	-1709	-244	24	69
4	VCOM	-8869	-244	24	69	94	HSYNC	-5269	-244	24	69	184	DB<2>	-1669	-244	24	69
5	DUMMY	-8829	-244	24	69	95	DOTCLK	-5229	-244	24	69	185	DB<1>	-1629	-244	24	69
6	VREE	-8789	-244	24	69	96	ENABLE	-5189	-244	24	69	186	DB<1>	-1589	-244	24	69
7	AVEE	-8749	-244	24	69	97	VSSB	-5149	-244	24	69	187	DB<0>	-1549	-244	24	69
8	AVEE	-8709	-244	24	69	98	DUMMY	-5109	-244	24	69	188	DB<0>	-1509	-244	24	69
9	AVEE	-8669	-244	24	69	99	DUMMY	-5069	-244	24	69	189	VDDI	-1469	-244	24	69
10	AVEE	-8629	-244	24	69	100	DUMMY	-5029	-244	24	69	190	DUMMY	-1429	-244	24	69
11	AVEE AVEE	-8589 -8549	-244 -244	24 24	69 69	101 102	DUMMY DUMMY	-4989 -4949	-244 -244	24 24	69 69	191 192	VSSB VSSB	-1389 -1349	-244 -244	24 24	69 69
13	AVEE	-8509	-244	24	69	102	DUMMY	-4949	-244	24	69	193	VSSB	-1349	-244	24	69
14	AVEE	-8469	-244	24	69	103	DUMMY	-4869	-244	24	69	193	VSSB	-1269	-244	24	69
15	VSSB	-8429	-244	24	69	105	DUMMY	-4829	-244	24	69	195	VPP	-1229	-244	24	69
16	VSSB	-8389	-244	24	69	106	VSSB	-4789	-244	24	69	196	VPP	-1189	-244	24	69
17	VSSB	-8349	-244	24	69	107	VSSB	-4749	-244	24	69	197	VPP	-1149	-244	24	69
18	VSSB	-8309	-244	24	69	108	VSSB	-4709	-244	24	69	198	RESET	-1109	-244	24	69
19	VSSB	-8269	-244	24	69	109	VSSB	-4669	-244	24	69	199	VDDI	-1069	-244	24	69
20	VSSB	-8229	-244	24	69	110	DUMMY	-4629	-244	24	69	200	VDDI	-1029	-244	24	69
21	VSSB	-8189	-244	24	69	111	DUMMY	-4589	-244	24	69	201	VDDI	-989	-244	24	69
22	VSSB	-8149	-244	24	69	112	DUMMY	-4549	-244	24	69	202	VDDI	-949	-244	24	69
23	VSSB	-8109	-244	24	69	113	VSSB	-4509 4460	-244	24	69	203	VDDB	-909	-244	24	69
24 25	VSSB VSSB	-8069 -8029	-244 -244	24 24	69 69	114 115	DUMMY	-4469 -4429	-244 -244	24 24	69 69	204	VDDB VDDB	-869 -829	-244 -244	24 24	69 69
26	VSSB	-8029 -7989	-244	24	69	116	DUMMY	-4429 -4389	-244	24	69	206	VDDB	-829 -789	-244	24	69
27	VSSB	-7949	-244	24	69	117	VSSB	-4349	-244	24	69	207	TE	-749	-244	24	69
28	VSSB	-7909	-244	24	69	118	DUMMY	-4309	-244	24	69	208	TE	-709	-244	24	69
29	VSSB	-7869	-244	24	69	119	DUMMY	-4269	-244	24	69	209	BC	-669	-244	24	69
30	VSSB	-7829	-244	24	69	120	DUMMY	-4229	-244	24	69	210	BC	-629	-244	24	69
31	VSSB	-7789	-244	24	69	121	VSSB	-4189	-244	24	69	211	DUMMY	-589	-244	24	69
32	VSSB	-7749	-244	24	69	122	DUMMY	-4149	-244	24	69	212	VSSB	-549	-244	24	69
33	VSSB	-7709	-244	24	69	123	DUMMY	-4109	-244	24	69	213	OSC_TEST	-509	-244	24	69
34	VSSB	-7669	-244	24	69	124	DUMMY	-4069	-244	24	69	214	OSC_TEST	-469	-244	24	69
35	VSSB	-7629	-244	24 24	69	125 126	VSSB DUMMY	-4029	-244	24 24	69	215	OSC IN	-429	-244	24	69
36 37	VSSB VSSB	-7589 -7540	-244 -244	24	69 69	126	DUMMY	-3989 -3949	-244	24	69	216	OSC_IN	-389	-244	24	69
38	VSSB	-7549 -7509	-244	24	69	127	VSSB	-3949	-244 -244	24	69 69	217 218	DUMMY DUMMY	-349 -309	-244 -244	24 24	69 69
39	VDDI	-7469	-244	24	69	129	DUMMY	-3869	-244	24	69	219	DUMMY	309	-244 -244	24	69
40	VDDI	-7429	-244	24	69	130	VDDI	-3829	-244	24	69	220	DUMMY	349	-244	24	69
41	VDDI	-7389	-244	24	69	131	DUMMY	-3789	-244	24	69	221	DUMMY	389	-244	24	69
42	VDDI	-7349	-244	24	69	132	VSSB	-3749	-244	24	69	222	DUMMY	429	-244	24	69
43	VDDI	-7309	-244	24	69	133	DUMMY	-3709	-244	24	69	223	DUMMY	469	-244	24	69
44	VDDI	-7269	-244	24	69	134	DUMMY	-3669	-244	24	69	224	DUMMY	509	-244	24	69
45	VDDI	-7229	-244	24	69	135	DUMMY	-3629	-244	24	69	225	DUMMY	549	-244	24	69
46	VDDI	-7189	-244	24	69	136	DUMMY	-3589	-244	24	69	226	DUMMY	589	-244	24	69
47	VDDI	-7149	-244	24	69	137	DUMMY	-3549	-244	24	69	227	DUMMY	629	-244	24	69
48	VDDI	-7109	-244	24	69	138	DUMMY	-3509	-244	24	69	228	DUMMY	669	-244	24	69
49 50	VDDSF VSSB	-7069 -7029	-244 -244	24 24	69 69	139 140	DUMMY	-3469 -3429	-244 -244	24 24	69 69	229 230	DUMMY DUMMY	709	-244	24	69
51	IM<3>	-6989	-244	24	69	141	DUMMY	-3389	-244	24	69	231	REF LDO TEST	749 789	-244 -244	24 24	69 69
52	VDDI	-6949	-244	24	69	142	VDDI	-3349	-244	24	69	232	REF LDO TEST	829	-244	24	69
53	IM<2>	-6909	-244	24	69	143	VDDI	-3309	-244	24	69	233	REF LDO TEST	869	-244	24	69
54	VSSB	-6869	-244	24	69	144	VDDI	-3269	-244	24	69	234	REF LDO TEST	909	-244	24	69
55	IM<1>	-6829	-244	24	69	145	VDDI	-3229	-244	24	69	235	REF LDO TEST	949	-244	24	69
56	VDDI	-6789	-244	24	69	146	RD	-3189	-244	24	69	236	DUMMY	989	-244	24	69
57	IM<0>	-6749	-244	24	69	147	WR	-3149	-244	24	69	237	DUMMY	1029	-244	24	69
58	VSSB	-6709	-244	24	69	148	DC	-3109	-244	24	69	238	DUMMY	1069	-244	24	69
59	VSSB	-6669	-244	24	69	149	CS	-3069	-244	24	69	239	DUMMY	1109	-244	24	69
60	DUMMY	-6629	-244	24	69	150	VSSB DB 447	-3029	-244	24	69	240	DUMMY	1149	-244	24	69
61 62	DUMMY DUMMY	-6589 -6549	-244 -244	24 24	69 69	151 152	DB<17>	-2989 -2949	-244 -244	24 24	69 69	241	VSSR	1189	-244	24	69
63	DUMMY	-6509	-244	24	69	153	DB<17>	-2949	-244	24	69	242	VSSR VSSR	1229 1269	-244 -244	24 24	69 69
64	DUMMY	-6469	-244	24	69	154	DB<16>	-2869	-244	24	69	243	VSSR	1309	-244	24	69
65	VSSB	-6429	-244	24	69	155	DB<15>	-2829	-244	24	69	245	VSSR	1349	-244	24	69
66	DUMMY	-6389	-244	24	69	156	DB<15>	-2789	-244	24	69	246	VSSR	1389	-244	24	69
67	VDDI	-6349	-244	24	69	157	DB<14>	-2749	-244	24	69	247	VSSR	1429	-244	24	69
68	DUMMY	-6309	-244	24	69	158	DB<14>	-2709	-244	24	69	248	VSSR	1469	-244	24	69
69	DUMMY	-6269	-244	24	69	159	DB<13>	-2669	-244	24	69	249	VSSR	1509	-244	24	69
70	DUMMY	-6229	-244	24	69	160	DB<13>	-2629	-244	24	69	250	VSSR	1549	-244	24	69
71	DUMMY	-6189	-244	24	69	161	DB<12>	-2589	-244	24	69	251	VSSR	1589	-244	24	69
72	DUMMY DUMMY	-6149 -6109	-244 -244	24 24	69 69	162 163	DB<12>	-2549 -2509	-244 -244	24 24	69 69	252	VSSR	1629	-244	24	69
73 74	DUMMY	-6109 -6069	-244 -244	24	69	163	VSSB DB<11>	-2509 -2469	-244	24	69	253	GVDDN GVDDN	1669 1709	-244 -244	24	69
75	DUMMY	-6029	-244	24	69	165	DB<11>	-2409	-244	24	69	254 255	VSSB	1709	-244 -244	24 24	69 69
76	DUMMY	-5989	-244	24	69	166	DB<11>	-2389	-244	24	69	256	VSSB	1749	-244 -244	24	69
77	DUMMY	-5949	-244	24	69	167	DB<10>	-2349	-244	24	69	257	VSSB	1829	-244	24	69
78	DUMMY	-5909	-244	24	69	168	DB<9>	-2309	-244	24	69	258	VSSB	1869	-244	24	69
79	DUMMY	-5869	-244	24	69	169	DB<9>	-2269	-244	24	69	259	VSSB	1909	-244	24	69
80	DUMMY	-5829	-244	24	69	170	DB<8>	-2229	-244	24	69	260	VSSB	1949	-244	24	69
81	DUMMY	-5789	-244	24	69	171	DB<8>	-2189	-244	24	69	261	VSSB	1989	-244	24	69
82	DUMMY	-5749	-244	24	69	172	DB<7>	-2149	-244	24	69	262	VSSB	2029	-244	24	69
83	VSSB	-5709	-244	24	69	173	DB<7>	-2109	-244	24	69	263	VSSB	2069	-244	24	69
84	DUMMY	-5669	-244	24	69	174	DB<6>	-2069	-244	24	69	264	VSSB	2109	-244	24	69
85	VDDI	-5629 -5589	-244	24 24	69	175 176	DB<6>	-2029 -1989	-244	24 24	69	265	VSSB	2149	-244	24	69
86 87	DUMMY DUMMY	-5589 -5549	-244 -244	24	69 69	176	VSSB DB<5>	-1989 -1949	-244 -244	24	69 69	266 267	VSSB VSSB	2189 2229	-244 -244	24 24	69 69
88	SDA	-5509	-244	24	69	178	DB<5>	-1909	-244	24	69	268	DUMMY	2269	-244 -244	24	69
89	SDO	-5469	-244	24	69	179	DB<4>	-1869	-244	24	69	269	DUMMY	2309	-244	24	69
90	SDO	-5429	-244	24	69	180	DB<4>	-1829	-244	24	69	270	DUMMY	2349	-244	24	69



271 272 273	DUMMY DUMMY	2389	-244	24													Hight
273		2429	-244	24	69 69	361 362	VDDB VDDB	5989 6029	-244 -244	24 24	69 69	451 452	G<216> G<214>	8811 8795	234. 5 108. 5	14 14	90 90
	DUMMY	2469	-244	24	69	363	VDDB	6069	-244	24	69	453	G<212>	8779	234. 5	14	90
274	DUMMY	2509	-244	24	69	364	VDDB	6109	-244	24	69	454	G<210>	8763	108.5	14	90
275 276	DUMMY DUMMY	2549 2589	-244 -244	24 24	69 69	365 366	VDDB DUMMY	6149 6189	-244 -244	24 24	69 69	455 456	G<208> G<206>	8747 8731	234. 5 108. 5	14 14	90 90
277	DUMMY	2629	-244	24	69	367	BVDD	6229	-244	24	69	457	G<204>	8715	234. 5	14	90
278	DUMMY	2669	-244	24	69	368	BVDD	6269	-244	24	69	458	G<202>	8699	108.5	14	90
279 280	DUMMY DUMMY	2709 2749	-244 -244	24 24	69 69	369 370	BVDD BVDD	6309 6349	-244 -244	24 24	69 69	459 460	G<200> G<198>	8683 8667	234. 5 108. 5	14 14	90 90
281	GVDDP	2789	-244	24	69	371	BVDD	6389	-244	24	69	461	G<196>	8651	234. 5	14	90
282	GVDDP	2829	-244	24	69	372	BVDD	6429	-244	24	69	462	G<194>	8635	108.5	14	90
283	DUMMY	2869	-244	24	69	373 374	BVDD	6469	-244	24	69	463	G<192>	8619	234. 5	14	90
284 285	DUMMY DUMMY	2909 2949	-244 -244	24 24	69 69	375	BVDD VGL	6509 6549	-244 -244	24 24	69 69	464 465	G<190> G<188>	8603 8587	108. 5 234. 5	14 14	90 90
286	DUMMY	2989	-244	24	69	376	VGL	6589	-244	24	69	466	G<186>	8571	108. 5	14	90
287	DUMMY	3029	-244	24	69	377	VGL	6629	-244	24	69	467	G<184>	8555	234. 5	14	90
288 289	AVDD AVDD	3069 3109	-244 -244	24 24	69 69	378 379	VGL VGL	6669 6709	-244 -244	24 24	69 69	468 469	G<182> G<180>	8539 8523	108. 5 234. 5	14 14	90 90
290	AVDD	3149	-244	24	69	380	VGL	6749	-244	24	69	470	G<178>	8507	108. 5	14	90
291	AVDD	3189	-244	24	69	381	VGL	6789	-244	24	69	471	G<176>	8491	234. 5	14	90
292 293	AVDD AVDD	3229 3269	-244 -244	24 24	69 69	382 383	VGL VRDD	6829 6869	-244 -244	24 24	69 69	472 473	G<174> G<172>	8475 8459	108. 5 234. 5	14 14	90 90
294	VREG_VREF	3309	-244	24	69	384	VRDD	6909	-244	24	69	474	G<170>	8443	108. 5	14	90
295	VREG_VREF	3349	-244	24	69	385	VRDD	6949	-244	24	69	475	G<168>	8427	234. 5	14	90
296 297	VREG_VREF VREG_VREF	3389 3429	-244 -244	24 24	69 69	386 387	VRDD VRDD	6989 7029	-244 -244	24 24	69 69	476 477	G<166> G<164>	8411 8395	108. 5 234. 5	14 14	90 90
298	VREG_VREF	3469	-244	24	69	388	VRDD	7069	-244	24	69	478	G<162>	8379	108. 5	14	90
299	VREG_VREF	3509	-244	24	69	389	VRDD	7109	-244	24	69	479	G<160>	8363	234. 5	14	90
300 301	VREG1A VREG1A	3549 3589	-244 -244	24 24	69 69	390 391	VRDD VRDD	7149 7189	-244 -244	24 24	69 69	480 481	G<158> G<156>	8347 8331	108. 5 234. 5	14 14	90 90
301	VREG1A VREG1A	3589 3629	-244 -244	24	69	391	VRDD	7189	-244 -244	24	69	481	G<156>	8331	108. 5	14	90
303	VREG1A	3669	-244	24	69	393	VRDD	7269	-244	24	69	483	G<152>	8299	234. 5	14	90
304	VREG1A VREG1A	3709	-244	24	69	394	VRDD	7309	-244	24	69	484	G<150>	8283	108. 5	14	90 90
305 306	DUMMY	3749 3789	-244 -244	24 24	69 69	395 396	VCL VCL	7349 7389	-244 -244	24 24	69 69	485 486	G<148> G<146>	8267 8251	234. 5 108. 5	14 14	90
307	DUMMY	3829	-244	24	69	397	VCL	7429	-244	24	69	487	G<144>	8235	234. 5	14	90
308	DUMMY	3869	-244	24	69	398	VCL	7469	-244	24	69	488	G<142>	8219	108. 5	14	90
309 310	DUMMY DUMMY	3909 3949	-244 -244	24 24	69 69	399 400	VCL VCL	7509 7549	-244 -244	24 24	69 69	489 490	G<140> G<138>	8203 8187	234. 5 108. 5	14 14	90 90
311	DVDD	3989	-244	24	69	401	VCL	7589	-244	24	69	491	G<136>	8171	234. 5	14	90
312	DVDD	4029	-244	24	69	402	VCL	7629	-244	24	69	492	G<134>	8155	108. 5	14	90
313	DVDD DVDD	4069 4109	-244 -244	24 24	69 69	403	VCL VCL	7669 7709	-244 -244	24 24	69 69	493 494	G<132> G<130>	8139 8123	234. 5 108. 5	14 14	90 90
315	DVDD	4149	-244	24	69	405	VCL	7749	-244	24	69	495	G<128>	8107	234. 5	14	90
316	DVDD	4189	-244	24	69	406	VCL	7789	-244	24	69	496	G<126>	8091	108. 5	14	90
317 318	DUMMY DUMMY	4229 4269	-244 -244	24 24	69 69	407 408	VRCL VRCL	7829 7869	-244 -244	24 24	69 69	497 498	G<124> G<122>	8075 8059	234. 5 108. 5	14 14	90 90
319	DUMMY	4309	-244	24	69	409	VRCL	7909	-244	24	69	499	G<120>	8043	234. 5	14	90
320	DUMMY	4349	-244	24	69	410	VRCL	7949	-244	24	69	500	G<118>	8027	108.5	14	90
321 322	DUMMY DUMMY	4389 4429	-244 -244	24 24	69 69	411	VRCL VRCL	7989 8029	-244 -244	24 24	69 69	501 502	G<116> G<114>	8011 7995	234. 5 108. 5	14 14	90 90
323	DUMMY	4469	-244	24	69	413	VRCL	8069	-244	24	69	503	G<112>	7979	234. 5	14	90
324	DUMMY	4509	-244	24	69	414	VRCL	8109	-244	24	69	504	G<110>	7963	108. 5	14	90
325 326	DUMMY DUMMY	4549 4589	-244 -244	24 24	69 69	415 416	VRCL VRCL	8149 8189	-244 -244	24 24	69 69	505 506	G<108> G<106>	7947 7931	234. 5 108. 5	14 14	90 90
327	DUMMY	4629	-244	24	69	417	VRCL	8229	-244	24	69	507	G<104>	7915	234. 5	14	90
328	DUMMY	4669	-244	24	69	418	VRCL	8269	-244	24	69	508	G<102>	7899	108. 5	14	90
329 330	DUMMY DUMMY	4709 4749	-244 -244	24 24	69 69	419 420	VGH VGH	8309 8349	-244 -244	24 24	69 69	509 510	G<100> G<98>	7883 7867	234. 5 108. 5	14 14	90 90
331	DUMMY	4749	-244 -244	24	69	420	VGH	8349	-244 -244	24	69	511	G<98>	7851	234. 5	14	90
332	DUMMY	4829	-244	24	69	422	VGH	8429	-244	24	69	512	G<94>	7835	108. 5	14	90
333	DUMMY DUMMY	4869 4909	-244 -244	24 24	69 69	423 424	VGH VGH	8469 8509	-244 -244	24 24	69 69	513 514	G<92> G<90>	7819 7803	234. 5 108. 5	14 14	90 90
335	DUMMY	4909 4949	-244 -244	24	69	424	VGH	8549	-244 -244	24	69	514	G<88>	7787	234. 5	14	90
336	DUMMY	4989	-244	24	69	426	VGH	8589	-244	24	69	516	G<86>	7771	108. 5	14	90
337 338	DUMMY DUMMY	5029 5069	-244 -244	24 24	69 69	427 428	VGH VGH	8629 8669	-244 -244	24 24	69 69	517 518	G<84> G<82>	7755 7739	234. 5 108. 5	14 14	90 90
338	DUMMY	5109	-244 -244	24	69	428	VGH	8709	-244 -244	24	69	519	G<82>	7723	234. 5	14	90
340	DUMMY	5149	-244	24	69	430	VGH	8749	-244	24	69	520	G<78>	7707	108. 5	14	90
341 342	DUMMY DUMMY	5189 5229	-244 -244	24 24	69 69	431	DUMMY DUMMY	8789 8829	-244 -244	24 24	69 69	521 522	G<76> G<74>	7691 7675	234. 5	14 14	90 90
342	DUMMY	5229 5269	-244 -244	24	69	432	VCOM	8829 8869	-244 -244	24	69	523	G<74>	7675 7659	108. 5 234. 5	14	90
344	DUMMY	5309	-244	24	69	434	VCOM	8909	-244	24	69	524	G<70>	7643	108.5	14	90
345	DUMMY	5349	-244	24	69	435	VCOM	8949	-244	24	69	525	G<68>	7627	234. 5	14	90
346 347	DUMMY BVEE	5389 5429	-244 -244	24 24	69 69	436 437	VCOM DUMMY	8989 9035	-244 234. 5	24 14	69 90	526 527	G<66> G<64>	7611 7595	108. 5 234. 5	14 14	90 90
348	BVEE	5469	-244	24	69	438	DUMMY	9019	108.5	14	90	528	G<62>	7579	108. 5	14	90
349	BVEE	5509	-244	24	69	439	G<240>	9003	234. 5	14	90	529	G<60>	7563	234. 5	14	90
350 351	BVEE BVEE	5549 5589	-244 -244	24 24	69 69	440 441	G<238> G<236>	8987 8971	108. 5 234. 5	14 14	90 90	530 531	G<58> G<56>	7547 7531	108. 5 234. 5	14 14	90 90
352	BVEE	5629	-244 -244	24	69	441	G<234>	8955	108.5	14	90	532	G<54>	7515	108. 5	14	90
353	BVEE	5669	-244	24	69	443	G<232>	8939	234.5	14	90	533	G<52>	7499	234. 5	14	90
354 355	BVEE BVEE	5709 5749	-244 -244	24 24	69 69	444 445	G<230> G<228>	8923 8907	108. 5 234. 5	14 14	90 90	534 535	G<50> G<48>	7483 7467	108. 5 234. 5	14 14	90 90
356	BVEE	5749	-244 -244	24	69	445	G<226>	8891	108.5	14	90	536	G<46>	7451	108. 5	14	90
357	DUMMY	5829	-244	24	69	447	G<224>	8875	234.5	14	90	537	G<44>	7435	234. 5	14	90
358	DUMMY	5869 5909	-244 -244	24	69	448	G<222>	8859	108.5	14	90	538	G<42>	7419	108. 5	14	90
359 360	DUMMY VDDB	5909 5949	-244 -244	24 24	69 69	449 450	G<220> G<218>	8843 8827	234. 5 108. 5	14 14	90 90	539 540	G<40> G<38>	7403 7387	234. 5 108. 5	14 14	90 90



No 541	Name G<36>	X-axis 7371	Y-axis 234, 5	Width 14	Hight 90	No 631	Name \$<892>	X-axis 6071	Y-axis 234, 5	Width 14	Hight 90	No 721	Name S<802>	X-axis 4811	Y-axis 234. 5	Width 14	Hight 90
542	G<34>	7355	108.5	14	90	632	S<891>	6057	108. 5	14	90	722	S<801>	4797	108. 5	14	90
543	G<32>	7339	234. 5	14	90	633	S<890>	6043	234. 5	14	90	723	S<800>	4783	234. 5	14	90
544 545	G<30> G<28>	7323 7307	108. 5 234. 5	14 14	90 90	634 635	S<889> S<888>	6029 6015	108. 5 234. 5	14 14	90 90	724 725	S<799> S<798>	4769 4755	108. 5 234. 5	14 14	90 90
546	G<26>	7291	108.5	14	90	636	S<887>	6001	108.5	14	90	726	S<797>	4741	108.5	14	90
547	G<24> G<22>	7275 7259	234. 5	14	90	637	S<886>	5987	234.5	14	90	727 728	S<796> S<795>	4727	234. 5	14	90 90
548 549	G<20>	7243	108. 5 234. 5	14 14	90	638 639	S<885> S<884>	5973 5959	108. 5 234. 5	14 14	90	729	S<794>	4713 4699	108. 5 234. 5	14 14	90
550	G<18>	7227	108.5	14	90	640	S<883>	5945	108.5	14	90	730	S<793>	4685	108.5	14	90
551 552	G<16> G<14>	7211 7195	234. 5 108. 5	14 14	90 90	641 642	S<882> S<881>	5931 5917	234. 5 108. 5	14 14	90 90	731 732	S<792> S<791>	4671 4657	234. 5 108. 5	14 14	90 90
553	G<12>	7179	234. 5	14	90	643	S<880>	5903	234. 5	14	90	733	S<790>	4643	234. 5	14	90
554	G<10>	7163	108.5	14	90	644	S<879>	5889	108.5	14	90	734	S<789>	4629	108. 5	14	90
555 556	G<8> G<6>	7147 7131	234. 5 108. 5	14 14	90 90	645 646	S<878> S<877>	5875 5861	234. 5 108. 5	14 14	90 90	735 736	S<788> S<787>	4615 4601	234. 5 108. 5	14 14	90 90
557	G<4>	7115	234. 5	14	90	647	S<876>	5847	234. 5	14	90	737	S<786>	4587	234. 5	14	90
558	G<2>	7099	108.5	14	90	648	S<875>	5833	108.5	14	90	738	S<785>	4573	108. 5	14	90
559 560	DUMMY DUMMY	7083 7067	234. 5 108. 5	14 14	90 90	649 650	S<874> S<873>	5819 5805	234. 5 108. 5	14 14	90 90	739 740	S<784> S<783>	4559 4545	234. 5 108. 5	14 14	90 90
561	DUMMY	7051	234. 5	14	90	651	S<872>	5791	234. 5	14	90	741	S<782>	4531	234. 5	14	90
562	DUMMY	7037	108.5	14	90	652	S<871>	5777	108.5	14	90	742	S<781>	4517	108. 5	14	90
563 564	S<960> S<959>	7023 7009	234. 5 108. 5	14 14	90 90	653 654	S<870> S<869>	5763 5749	234. 5 108. 5	14 14	90 90	743 744	S<780> S<779>	4503 4489	234. 5 108. 5	14 14	90 90
565	S<958>	6995	234. 5	14	90	655	S<868>	5735	234.5	14	90	745	S<778>	4475	234. 5	14	90
566	S<957>	6981	108. 5	14	90	656	S<867>	5721	108.5	14	90	746	S<777>	4461	108. 5	14	90
567 568	S<956> S<955>	6967 6953	234. 5 108. 5	14 14	90 90	657 658	S<866> S<865>	5707 5693	234. 5 108. 5	14 14	90 90	747 748	S<776> S<775>	4447 4433	234. 5 108. 5	14 14	90 90
569	S<954>	6939	234. 5	14	90	659	S<864>	5679	234. 5	14	90	749	S<774>	4419	234. 5	14	90
570	S<953>	6925	108. 5	14	90	660	S<863>	5665	108.5	14	90	750	S<773>	4405	108. 5	14	90
571 572	S<952> S<951>	6911 6897	234. 5 108. 5	14 14	90	661 662	S<862> S<861>	5651 5637	234. 5 108. 5	14 14	90	751 752	S<772> S<771>	4391 4377	234. 5 108. 5	14 14	90 90
573	S<950>	6883	234. 5	14	90	663	S<860>	5623	234.5	14	90	753	S<770>	4363	234. 5	14	90
574	S<949>	6869	108. 5	14	90	664	S<859>	5609	108.5	14	90	754	S<769>	4349	108. 5	14	90
575 576	S<948> S<947>	6855 6841	234. 5 108. 5	14 14	90 90	665 666	S<858> S<857>	5595 5581	234. 5 108. 5	14 14	90 90	755 756	S<768> S<767>	4335 4321	234. 5 108. 5	14 14	90 90
577	S<946>	6827	234. 5	14	90	667	S<856>	5567	234.5	14	90	757	S<766>	4307	234. 5	14	90
578	S<945>	6813	108.5	14	90	668	S<855>	5553	108.5	14	90	758	S<765>	4293	108. 5	14	90
579 580	S<944> S<943>	6799 6785	234. 5 108. 5	14 14	90 90	669 670	S<854> S<853>	5539 5525	234. 5 108. 5	14 14	90 90	759 760	S<764> S<763>	4279 4265	234. 5 108. 5	14 14	90 90
581	S<942>	6771	234. 5	14	90	671	S<852>	5511	234. 5	14	90	761	S<762>	4251	234. 5	14	90
582	S<941>	6757	108.5	14	90	672	S<851>	5497	108.5	14	90	762	S<761>	4237	108. 5	14	90
583 584	S<940> S<939>	6743 6729	234. 5 108. 5	14 14	90 90	673 674	S<850> S<849>	5483 5469	234. 5 108. 5	14 14	90 90	763 764	S<760> S<759>	4223 4209	234. 5 108. 5	14 14	90 90
585	S<938>	6715	234. 5	14	90	675	S<848>	5455	234.5	14	90	765	S<758>	4195	234. 5	14	90
586	S<937>	6701	108.5	14	90 90	676	S<847>	5441	108.5	14	90	766 767	S<757>	4181	108. 5	14	90 90
587 588	S<936> S<935>	6687 6673	234. 5 108. 5	14 14	90	677 678	S<846> S<845>	5427 5413	234. 5 108. 5	14 14	90	768	S<756> S<755>	4167 4153	234. 5 108. 5	14 14	90
589	S<934>	6659	234. 5	14	90	679	S<844>	5399	234.5	14	90	769	S<754>	4139	234. 5	14	90
590 591	S<933> S<932>	6645 6631	108. 5 234. 5	14 14	90 90	680 681	S<843> S<842>	5385 5371	108. 5 234. 5	14 14	90 90	770 771	S<753> S<752>	4125 4111	108. 5 234. 5	14 14	90 90
592	S<931>	6617	108. 5	14	90	682	S<841>	5357	108.5	14	90	772	S<751>	4097	108. 5	14	90
593	S<930>	6603	234. 5	14	90	683	S<840>	5343	234.5	14	90	773	S<750>	4083	234. 5	14	90
594 595	S<929> S<928>	6589 6575	108. 5 234. 5	14 14	90 90	684 685	S<839> S<838>	5329 5315	108. 5 234. 5	14 14	90 90	774 775	S<749> S<748>	4069 4055	108. 5 234. 5	14 14	90 90
596	S<927>	6561	108. 5	14	90	686	S<837>	5301	108.5	14	90	776	S<747>	4041	108. 5	14	90
597	S<926>	6547	234.5	14	90	687	S<836>	5287	234.5	14	90	777	S<746>	4027	234. 5	14	90
598 599	S<925> S<924>	6533 6519	108. 5 234. 5	14 14	90 90	688 689	S<835> S<834>	5273 5259	108. 5 234. 5	14 14	90 90	778 779	S<745> S<744>	4013 3999	108. 5 234. 5	14 14	90 90
600	S<923>	6505	108.5	14	90	690	S<833>	5245	108.5	14	90	780	S<743>	3985	108.5	14	90
601	S<922>	6491	234. 5	14	90	691	S<832>	5231	234.5	14	90	781	S<742>	3971	234. 5	14	90
602 603	S<921> S<920>	6477 6463	108. 5 234. 5	14 14	90 90	692 693	S<831> S<830>	5217 5203	108. 5 234. 5	14 14	90 90	782 783	S<741> S<740>	3957 3943	108. 5 234. 5	14 14	90 90
604	S<919>	6449	108.5	14	90	694	S<829>	5189	108.5	14	90	784	S<739>	3929	108.5	14	90
605 606	S<918> S<917>	6435 6421	234. 5 108. 5	14 14	90 90	695 696	S<828> S<827>	5175 5161	234. 5 108. 5	14 14	90 90	785 786	S<738> S<737>	3915 3901	234. 5 108. 5	14 14	90 90
607	S<917>	6407	234. 5	14	90	697	S<827> S<826>	5161	234. 5	14	90	786	S<736>	3901	234. 5	14	90
608	S<915>	6393	108.5	14	90	698	S<825>	5133	108.5	14	90	788	S<735>	3873	108.5	14	90
609 610	S<914> S<913>	6379 6365	234. 5 108. 5	14 14	90 90	699 700	S<824> S<823>	5119 5105	234. 5 108. 5	14 14	90 90	789 790	S<734> S<733>	3859 3845	234. 5 108. 5	14 14	90 90
611	S<913>	6351	234. 5	14	90	700	S<822>	5091	234. 5	14	90	791	S<732>	3831	234. 5	14	90
612	S<911>	6337	108.5	14	90	702	S<821>	5077	108.5	14	90	792	S<731>	3817	108.5	14	90
613 614	S<910> S<909>	6323 6309	234. 5 108. 5	14 14	90 90	703 704	S<820> S<819>	5063 5049	234. 5 108. 5	14 14	90 90	793 794	S<730> S<729>	3803 3789	234. 5 108. 5	14 14	90 90
615	S<909>	6295	234. 5	14	90	704	S<819>	5035	234. 5	14	90	794	S<728>	3775	234. 5	14	90
616	S<907>	6281	108.5	14	90	706	S<817>	5021	108.5	14	90	796	S<727>	3761	108. 5	14	90
617 618	S<906> S<905>	6267 6253	234. 5 108. 5	14 14	90 90	707 708	S<816> S<815>	5007 4993	234. 5 108. 5	14 14	90 90	797 798	S<726> S<725>	3747 3733	234. 5 108. 5	14 14	90 90
619	S<904>	6239	234. 5	14	90	709	S<814>	4979	234. 5	14	90	799	S<724>	3719	234. 5	14	90
620	S<903>	6225	108.5	14	90	710	S<813>	4965	108.5	14	90	800	S<723>	3705	108.5	14	90
621 622	S<902> S<901>	6211 6197	234. 5 108. 5	14 14	90	711 712	S<812> S<811>	4951 4937	234. 5 108. 5	14 14	90 90	801 802	S<722> S<721>	3691 3677	234. 5 108. 5	14 14	90 90
623	S<900>	6183	234. 5	14	90	713	S<810>	4923	234. 5	14	90	803	S<720>	3663	234. 5	14	90
624	S<899>	6169	108.5	14	90	714	S<809>	4909	108.5	14	90	804	S<719>	3649	108. 5	14	90
625 626	S<898> S<897>	6155 6141	234. 5 108. 5	14 14	90 90	715 716	S<808> S<807>	4895 4881	234. 5 108. 5	14 14	90 90	805 806	S<718> S<717>	3635 3621	234. 5 108. 5	14 14	90 90
627	S<896>	6127	234. 5	14	90	717	S<806>	4867	234. 5	14	90	807	S<716>	3607	234. 5	14	90
628	S<895>	6113	108.5	14	90	718	S<805>	4853	108.5	14	90	808	S<715>	3593	108.5	14	90
629 630	S<894> S<893>	6099 6085	234. 5 108. 5	14 14	90 90	719 720	S<804> S<803>	4839 4825	234. 5 108. 5	14 14	90 90	809 810	S<714> S<713>	3579 3565	234. 5 108. 5	14 14	90 90
UUU	0.020/	0000	100.0	17	30	140	2/003/	4040	100.0	1.4	30	010	0/119/	3303	100.0	1.4	50



No 811	Name S<712>	X-axis	Y-axis 234, 5	Width	Hight 90	No 901	Name S<622>	X-axis 2291	Y-axis 234. 5	Width	Hight 90	No 991	Name S<532>	X-axis	Y-axis 234. 5	Width	Hight 90
811	S<711>	3551 3537	108. 5	14 14	90	901	S<621>	2277	108. 5	14 14	90	991	S<532>	1031	108. 5	14 14	90
813	S<710>	3523	234.5	14	90	903	S<620>	2263	234. 5	14	90	993	S<530>	1003	234. 5	14	90
814	S<709>	3509	108. 5	14	90	904	S<619>	2249	108. 5	14	90	994	S<529>	989	108. 5	14	90
815 816	S<708> S<707>	3495 3481	234. 5 108. 5	14 14	90 90	905 906	S<618> S<617>	2235 2221	234. 5 108. 5	14 14	90 90	995 996	S<528> S<527>	975 961	234. 5 108. 5	14 14	90
817	S<706>	3467	234. 5	14	90	907	S<616>	2207	234. 5	14	90	997	S<526>	947	234. 5	14	90
818	S<705>	3453	108.5	14	90	908	S<615>	2193	108.5	14	90	998	S<525>	933	108.5	14	90
819 820	S<704> S<703>	3439 3425	234. 5 108. 5	14 14	90 90	909 910	S<614> S<613>	2179 2165	234. 5 108. 5	14 14	90 90	999 1000	S<524> S<523>	919 905	234. 5 108. 5	14 14	90 90
821	S<702>	3411	234. 5	14	90	911	S<612>	2151	234. 5	14	90	1000	S<522>	891	234. 5	14	90
822	S<701>	3397	108.5	14	90	912	S<611>	2137	108.5	14	90	1002	S<521>	877	108.5	14	90
823 824	S<700>	3383	234. 5	14	90	913	S<610>	2123	234. 5	14	90	1003	S<520>	863	234. 5	14	90
824	S<699> S<698>	3369 3355	108. 5 234. 5	14 14	90 90	914 915	S<609> S<608>	2109 2095	108. 5 234. 5	14 14	90 90	1004	S<519> S<518>	849 835	108. 5 234. 5	14 14	90
826	S<697>	3341	108. 5	14	90	916	S<607>	2081	108. 5	14	90	1006	S<517>	821	108. 5	14	90
827	S<696>	3327	234.5	14	90	917	S<606>	2067	234. 5	14	90	1007	S<516>	807	234.5	14	90
828 829	S<695> S<694>	3313 3299	108. 5 234. 5	14 14	90 90	918 919	S<605> S<604>	2053 2039	108. 5 234. 5	14 14	90 90	1008	S<515> S<514>	793 779	108. 5 234. 5	14 14	90 90
830	S<693>	3299	108. 5	14	90	920	S<603>	2025	108. 5	14	90	1010	S<514>	765	108. 5	14	90
831	S<692>	3271	234. 5	14	90	921	S<602>	2011	234. 5	14	90	1011	S<512>	751	234. 5	14	90
832	S<691>	3257	108.5	14	90	922	S<601>	1997	108. 5	14	90	1012	S<511>	737	108.5	14	90
833	S<690> S<689>	3243 3229	234. 5 108. 5	14 14	90 90	923 924	S<600> S<599>	1983 1969	234. 5 108. 5	14 14	90 90	1013 1014	S<510> S<509>	723 709	234. 5 108. 5	14 14	90
835	S<688>	3215	234. 5	14	90	925	S<598>	1955	234. 5	14	90	1015	S<508>	695	234. 5	14	90
836	S<687>	3201	108.5	14	90	926	S<597>	1941	108.5	14	90	1016	S<507>	681	108.5	14	90
837	S<686> S<685>	3187 3173	234. 5 108. 5	14 14	90 90	927 928	S<596> S<595>	1927 1913	234. 5 108. 5	14	90 90	1017 1018	S<506> S<505>	667	234. 5 108. 5	14 14	90 90
838	S<684>	3173	234. 5	14	90	928	S<595> S<594>	1899	234. 5	14 14	90	1018	S<505> S<504>	653 639	234. 5	14	90
840	S<683>	3145	108. 5	14	90	930	S<593>	1885	108. 5	14	90	1020	S<503>	625	108. 5	14	90
841	S<682>	3131	234. 5	14	90	931	S<592>	1871	234. 5	14	90	1021	S<502>	611	234. 5	14	90
842 843	S<681> S<680>	3117 3103	108. 5 234. 5	14 14	90 90	932 933	S<591> S<590>	1857 1843	108. 5 234. 5	14 14	90 90	1022 1023	S<501> S<500>	597 583	108. 5 234. 5	14 14	90
843	S<679>	3089	108. 5	14	90	933	S<589>	1843	108. 5	14	90	1023	S<499>	569	108. 5	14	90
845	S<678>	3075	234.5	14	90	935	S<588>	1815	234. 5	14	90	1025	S<498>	555	234. 5	14	90
846	S<677>	3061	108.5	14	90	936	S<587>	1801	108. 5	14	90	1026	S<497>	541	108.5	14	90
847 848	S<676> S<675>	3047 3033	234. 5 108. 5	14 14	90 90	937 938	S<586> S<585>	1787 1773	234. 5 108. 5	14 14	90 90	1027 1028	S<496> S<495>	527 513	234. 5 108. 5	14 14	90
849	S<674>	3019	234. 5	14	90	939	S<584>	1759	234. 5	14	90	1029	S<494>	499	234. 5	14	90
850	S<673>	3005	108.5	14	90	940	S<583>	1745	108. 5	14	90	1030	S<493>	485	108.5	14	90
851	S<672>	2991	234. 5	14	90	941	S<582>	1731	234. 5	14	90	1031	S<492>	471	234. 5	14	90
852 853	S<671> S<670>	2977 2963	108. 5 234. 5	14 14	90 90	942 943	S<581> S<580>	1717 1703	108. 5 234. 5	14 14	90 90	1032	S<491> S<490>	457 443	108. 5 234. 5	14 14	90
854	S<669>	2949	108. 5	14	90	944	S<579>	1689	108. 5	14	90	1034	S<489>	429	108. 5	14	90
855	S<668>	2935	234. 5	14	90	945	S<578>	1675	234. 5	14	90	1035	S<488>	415	234.5	14	90
856 857	S<667>	2921 2907	108. 5 234. 5	14	90 90	946 947	S<577>	1661 1647	108. 5	14	90	1036 1037	S<487>	401 387	108. 5 234. 5	14	90
858	S<666> S<665>	2893	108.5	14 14	90	948	S<576> S<575>	1633	234. 5 108. 5	14 14	90 90	1037	S<486> S<485>	373	108. 5	14 14	90
859	S<664>	2879	234. 5	14	90	949	S<574>	1619	234. 5	14	90	1039	S<484>	359	234. 5	14	90
860	S<663>	2865	108.5	14	90	950	S<573>	1605	108. 5	14	90	1040	S<483>	345	108.5	14	90
861 862	S<662> S<661>	2851 2837	234. 5 108. 5	14 14	90 90	951 952	S<572> S<571>	1591 1577	234. 5 108. 5	14 14	90 90	1041 1042	S<482> S<481>	331 317	234. 5 108. 5	14 14	90
863	S<660>	2823	234. 5	14	90	953	S<570>	1563	234. 5	14	90	1042	DUMMY	303	234. 5	14	90
864	S<659>	2809	108.5	14	90	954	S<569>	1549	108.5	14	90	1044	DUMMY	289	108.5	14	90
865	S<658>	2795	234. 5	14	90	955	S<568>	1535	234. 5	14	90	1045	DUMMY	275	234. 5	14	90
866 867	S<657> S<656>	2781 2767	108. 5 234. 5	14 14	90 90	956 957	S<567> S<566>	1521 1507	108. 5 234. 5	14 14	90 90	1046 1047	DUMMY DUMMY	247 219	234. 5 234. 5	14 14	90
868	S<655>	2753	108. 5	14	90	958	S<565>	1493	108. 5	14	90	1048	DUMMY	191	234. 5	14	90
869	S<654>	2739	234. 5	14	90	959	S<564>	1479	234. 5	14	90	1049	DUMMY	163	234. 5	14	90
870	S<653>	2725	108. 5	14	90	960	S<563>	1465	108. 5	14	90	1050	DUMMY	135	234. 5	14	90
871 872	S<652> S<651>	2711 2697	234. 5 108. 5	14 14	90 90	961 962	S<562> S<561>	1451 1437	234. 5 108. 5	14 14	90 90	1051 1052	DUMMY DUMMY	107 79	234. 5 234. 5	14 14	90
873	S<650>	2683	234. 5	14	90	963	S<560>	1423	234. 5	14	90	1053	DUMMY	51	234. 5	14	90
874	S<649>	2669	108. 5	14	90	964	S<559>	1409	108. 5	14	90	1054	DUMMY	23	234. 5	14	90
875 876	S<648> S<647>	2655 2641	234. 5 108. 5	14 14	90 90	965 966	S<558> S<557>	1395 1381	234. 5 108. 5	14 14	90 90	1055 1056	DUMMY DUMMY	-23 -51	234. 5 234. 5	14 14	90 90
877	S<646>	2627	234. 5	14	90	967	S<556>	1367	234. 5	14	90	1056	DUMMY	-51 -79	234. 5	14	90
878	S<645>	2613	108.5	14	90	968	S<555>	1353	108. 5	14	90	1058	DUMMY	-107	234. 5	14	90
879	S<644>	2599	234. 5	14	90	969	S<554>	1339	234. 5	14	90	1059	DUMMY	-135 -162	234. 5	14	90
880 881	S<643> S<642>	2585 2571	108. 5 234. 5	14 14	90 90	970 971	S<553> S<552>	1325 1311	108. 5 234. 5	14 14	90 90	1060 1061	DUMMY DUMMY	-163 -191	234. 5 234. 5	14 14	90 90
882	S<641>	2557	108.5	14	90	972	S<551>	1297	108.5	14	90	1062	DUMMY	-219	234. 5	14	90
883	S<640>	2543	234. 5	14	90	973	S<550>	1283	234. 5	14	90	1063	DUMMY	-247	234. 5	14	90
884 885	S<639> S<638>	2529 2515	108. 5 234. 5	14 14	90 90	974 975	S<549> S<548>	1269 1255	108. 5 234. 5	14 14	90 90	1064 1065	DUMMY DUMMY	-275 -289	234. 5 108. 5	14 14	90 90
886	S<637>	2515	108. 5	14	90	976	S<548>	1255	108. 5	14	90	1066	DUMMY	-289 -303	234. 5	14	90
887	S<636>	2487	234.5	14	90	977	S<546>	1227	234. 5	14	90	1067	S<480>	-317	108.5	14	90
888	S<635>	2473	108.5	14	90	978	S<545>	1213	108. 5	14	90	1068	S<479>	-331	234. 5	14	90
889 890	S<634> S<633>	2459 2445	234. 5 108. 5	14 14	90 90	979 980	S<544> S<543>	1199 1185	234. 5 108. 5	14 14	90 90	1069 1070	S<478> S<477>	-345 -359	108. 5 234. 5	14 14	90 90
890	S<632>	2445	234. 5	14	90	980	S<543>	1171	234. 5	14	90	1070	S<476>	-359	108. 5	14	90
892	S<631>	2417	108.5	14	90	982	S<541>	1157	108. 5	14	90	1072	S<475>	-387	234. 5	14	90
893	S<630>	2403	234. 5	14	90	983	S<540>	1143	234. 5	14	90	1073	S<474>	-401	108. 5	14	90
894 895	S<629> S<628>	2389 2375	108. 5 234. 5	14 14	90 90	984 985	S<539> S<538>	1129 1115	108. 5 234. 5	14 14	90 90	1074 1075	S<473> S<472>	-415 -429	234. 5 108. 5	14 14	90 90
896	S<627>	2361	108. 5	14	90	986	S<537>	1101	108. 5	14	90	1075	S<471>	-443	234. 5	14	90
897	S<626>	2347	234. 5	14	90	987	S<536>	1087	234. 5	14	90	1077	S<470>	-457	108.5	14	90
898	S<625>	2333 2319	108.5	14	90	988	S<535>	1073	108. 5	14	90	1078	S<469>	-471 -495	234. 5	14	90
899 900	S<624> S<623>	2319	234. 5 108. 5	14 14	90 90	989 990	S<534> S<533>	1059 1045	234. 5 108. 5	14 14	90 90	1079 1080	S<468> S<467>	-485 -499	108. 5 234. 5	14 14	90
500	5 (020/	2000	100.0			550	5 (000/	1010	00.0	* * *			5/10//	100	201.0		50



No 1081	Name	X-axis	Y-axis 108, 5	Width	Hight 90	No	Name	X-axis	Y-axis	Width	Hight 90	No	Name S<286>	X-axis -3033	Y-axis	Width	Hight 90
1081	S<466> S<465>	-513 -527	234. 5	14 14	90	1171 1172	S<376> S<375>	-1773 -1787	108. 5 234. 5	14 14	90	1261 1262	S<286>	-3033	108. 5 234. 5	14 14	90
1083	S<464>	-541	108.5	14	90	1173	S<374>	-1801	108.5	14	90	1263	S<284>	-3061	108.5	14	90
1084	S<463>	-555	234. 5	14	90	1174	S<373>	-1815	234. 5	14	90	1264	S<283>	-3075	234. 5	14	90 90
1085 1086	S<462> S<461>	-569 -583	108. 5 234. 5	14 14	90 90	1175 1176	S<372> S<371>	-1829 -1843	108. 5 234. 5	14 14	90 90	1265 1266	S<282> S<281>	-3089 -3103	108. 5 234. 5	14 14	90
1087	S<460>	-597	108.5	14	90	1177	S<370>	-1857	108.5	14	90	1267	S<280>	-3117	108.5	14	90
1088	S<459>	-611	234. 5	14	90	1178	S<369>	-1871	234. 5	14	90	1268	S<279>	-3131	234. 5	14	90
1089 1090	S<458> S<457>	-625 -639	108. 5 234. 5	14 14	90 90	1179 1180	S<368> S<367>	-1885 -1899	108. 5 234. 5	14 14	90 90	1269 1270	S<278> S<277>	-3145 -3159	108. 5 234. 5	14 14	90 90
1091	S<456>	-653	108. 5	14	90	1181	S<366>	-1913	108. 5	14	90	1271	S<276>	-3173	108. 5	14	90
1092	S<455>	-667	234.5	14	90	1182	S<365>	-1927	234.5	14	90	1272	S<275>	-3187	234. 5	14	90
1093 1094	S<454> S<453>	-681 -695	108. 5 234. 5	14 14	90 90	1183 1184	S<364> S<363>	-1941 -1955	108. 5 234. 5	14 14	90 90	1273 1274	S<274> S<273>	-3201 -3215	108. 5 234. 5	14 14	90 90
1095	S<452>	-709	108. 5	14	90	1185	S<362>	-1969	108. 5	14	90	1275	S<272>	-3229	108. 5	14	90
1096	S<451>	-723	234.5	14	90	1186	S<361>	-1983	234.5	14	90	1276	S<271>	-3243	234. 5	14	90
1097 1098	S<450> S<449>	-737 -751	108. 5 234. 5	14 14	90 90	1187 1188	S<360> S<359>	-1997 -2011	108. 5 234. 5	14 14	90 90	1277 1278	S<270> S<269>	-3257 -3271	108. 5 234. 5	14 14	90
1098	S<448>	-765	108, 5	14	90	1189	S<358>	-2011	108. 5	14	90	1279	S<268>	-3285	108. 5	14	90
1100	S<447>	-779	234. 5	14	90	1190	S<357>	-2039	234. 5	14	90	1280	S<267>	-3299	234. 5	14	90
1101	S<446>	-793	108. 5	14	90	1191	S<356>	-2053	108. 5 234. 5	14	90 90	1281 1282	S<266> S<265>	-3313 -3327	108. 5	14 14	90
1102 1103	S<445> S<444>	-807 -821	234. 5 108. 5	14 14	90 90	1192 1193	S<355> S<354>	-2067 -2081	108. 5	14 14	90	1282	S<264>	-3321	234. 5 108. 5	14	90
1104	S<443>	-835	234. 5	14	90	1194	S<353>	-2095	234. 5	14	90	1284	S<263>	-3355	234. 5	14	90
1105	S<442>	-849	108. 5	14	90	1195	S<352>	-2109	108. 5	14	90	1285	S<262>	-3369	108. 5	14	90
1106 1107	S<441> S<440>	-863 -877	234. 5 108. 5	14 14	90 90	1196 1197	S<351> S<350>	-2123 -2137	234. 5 108. 5	14 14	90 90	1286 1287	S<261> S<260>	-3383 -3397	234. 5 108. 5	14 14	90
1107	S<439>	-891	234. 5	14	90	1198	S<349>	-2151	234. 5	14	90	1288	S<259>	-3411	234. 5	14	90
1109	S<438>	-905	108.5	14	90	1199	S<348>	-2165	108. 5	14	90	1289	S<258>	-3425	108. 5	14	90
1110 1111	S<437> S<436>	-919 -933	234. 5 108. 5	14 14	90 90	1200 1201	S<347> S<346>	-2179 -2193	234. 5 108. 5	14 14	90 90	1290 1291	S<257> S<256>	-3439 -3453	234. 5 108. 5	14 14	90 90
11112	S<435>	-947	234. 5	14	90	1201	S<345>	-2193	234. 5	14	90	1292	S<255>	-3467	234. 5	14	90
1113	S<434>	-961	108.5	14	90	1203	S<344>	-2221	108. 5	14	90	1293	S<254>	-3481	108.5	14	90
1114 1115	S<433> S<432>	-975 -989	234. 5 108. 5	14 14	90 90	1204 1205	S<343> S<342>	-2235 -2249	234. 5 108. 5	14 14	90 90	1294 1295	S<253> S<252>	-3495 -3509	234. 5 108. 5	14 14	90 90
1116	S<431>	-1003	234. 5	14	90	1206	S<341>	-2249	234. 5	14	90	1295	S<251>	-3523	234. 5	14	90
1117	S<430>	-1017	108. 5	14	90	1207	S<340>	-2277	108.5	14	90	1297	S<250>	-3537	108.5	14	90
1118 1119	S<429> S<428>	-1031 -1045	234. 5 108. 5	14 14	90 90	1208 1209	S<339> S<338>	-2291 -2305	234. 5 108. 5	14 14	90 90	1298 1299	S<249> S<248>	-3551 -3565	234. 5 108. 5	14 14	90
1120	S<427>	-1045	234. 5	14	90	1210	S<337>	-2319	234. 5	14	90	1300	S<2467	-3579	234. 5	14	90
1121	S<426>	-1073	108. 5	14	90	1211	S<336>	-2333	108.5	14	90	1301	S<246>	-3593	108.5	14	90
1122	S<425>	-1087 -1101	234. 5 108. 5	14	90 90	1212	S<335>	-2347	234. 5	14 14	90 90	1302	S<245>	-3607	234. 5	14 14	90
1123 1124	S<424> S<423>	-1101	234. 5	14 14	90	1213 1214	S<334> S<333>	-2361 -2375	108. 5 234. 5	14	90	1303	S<244> S<243>	-3621 -3635	108. 5 234. 5	14	90
1125	S<422>	-1129	108.5	14	90	1215	S<332>	-2389	108.5	14	90	1305	S<242>	-3649	108.5	14	90
1126	S<421>	-1143	234.5	14	90	1216	S<331>	-2403	234. 5	14	90	1306	S<241>	-3663	234. 5	14	90
1127 1128	S<420> S<419>	-1157 -1171	108. 5 234. 5	14 14	90 90	1217 1218	S<330> S<329>	-2417 -2431	108. 5 234. 5	14 14	90 90	1307	S<240> S<239>	-3677 -3691	108. 5 234. 5	14 14	90
1129	S<418>	-1185	108. 5	14	90	1219	S<328>	-2445	108. 5	14	90	1309	S<238>	-3705	108. 5	14	90
1130	S<417>	-1199	234. 5	14	90	1220	S<327>	-2459	234. 5	14	90	1310	S<237>	-3719	234. 5	14	90
1131 1132	S<416> S<415>	-1213 -1227	108. 5 234. 5	14 14	90 90	1221 1222	S<326> S<325>	-2473 -2487	108. 5 234. 5	14 14	90 90	1311 1312	S<236> S<235>	-3733 -3747	108. 5 234. 5	14 14	90
1133	S<414>	-1241	108. 5	14	90	1223	S<324>	-2501	108. 5	14	90	1313	S<234>	-3761	108. 5	14	90
1134	S<413>	-1255	234.5	14	90	1224	S<323>	-2515	234.5	14	90	1314	S<233>	-3775	234.5	14	90
1135 1136	S<412> S<411>	-1269 -1283	108. 5 234. 5	14 14	90 90	1225 1226	S<322> S<321>	-2529 -2543	108. 5 234. 5	14 14	90 90	1315 1316	S<232> S<231>	-3789 -3803	108. 5 234. 5	14 14	90
1137	S<410>	-1297	108. 5	14	90	1227	S<320>	-2557	108. 5	14	90	1317	S<230>	-3817	108. 5	14	90
1138	S<409>	-1311	234.5	14	90	1228	S<319>	-2571	234. 5	14	90	1318	S<229>	-3831	234. 5	14	90
1139 1140	S<408> S<407>	-1325 -1339	108. 5 234. 5	14 14	90 90	1229 1230	S<318> S<317>	-2585 -2599	108. 5 234. 5	14 14	90 90	1319 1320	S<228> S<227>	-3845 -3859	108. 5 234. 5	14 14	90
1140	S<406>	-1353	108. 5	14	90	1231	S<316>	-2613	108. 5	14	90	1321	S<226>	-3873	108. 5	14	90
1142	S<405>	-1367	234. 5	14	90	1232	S<315>	-2627	234. 5	14	90	1322	S<225>	-3887	234. 5	14	90
1143 1144	S<404> S<403>	-1381 -1395	108. 5 234. 5	14 14	90 90	1233 1234	S<314> S<313>	-2641 -2655	108. 5 234. 5	14 14	90 90	1323	S<224> S<223>	-3901 -3915	108. 5 234. 5	14 14	90
1145	S<402>	-1409	108. 5	14	90	1235	S<312>	-2669	108. 5	14	90	1325	S<222>	-3929	108. 5	14	90
1146	S<401>	-1423	234. 5	14	90	1236	S<311>	-2683	234. 5	14	90	1326	S<221>	-3943	234. 5	14	90
1147 1148	S<400> S<399>	-1437 -1451	108. 5 234. 5	14 14	90 90	1237 1238	S<310> S<309>	-2697 -2711	108. 5 234. 5	14 14	90 90	1327 1328	S<220> S<219>	-3957 -3971	108. 5 234. 5	14 14	90 90
1149	S<398>	-1465	108. 5	14	90	1239	S<308>	-2725	108. 5	14	90	1329	S<218>	-3985	108. 5	14	90
1150	S<397>	-1479	234. 5	14	90	1240	S<307>	-2739	234. 5	14	90	1330	S<217>	-3999	234. 5	14	90
1151 1152	S<396> S<395>	-1493 -1507	108. 5 234. 5	14 14	90 90	1241 1242	S<306> S<305>	-2753 -2767	108. 5 234. 5	14 14	90 90	1331 1332	S<216> S<215>	-4013 -4027	108. 5 234. 5	14 14	90 90
1152	S<395>	-1507	108. 5	14	90	1242	S<304>	-2781	108. 5	14	90	1332	S<214>	-4027 -4041	108. 5	14	90
1154	S<393>	-1535	234. 5	14	90	1244	S<303>	-2795	234.5	14	90	1334	S<213>	-4055	234. 5	14	90
1155	S<392>	-1549	108. 5	14	90	1245	S<302>	-2809 -2823	108. 5	14	90	1335	S<212>	-4069	108. 5	14	90
1156 1157	S<391> S<390>	-1563 -1577	234. 5 108. 5	14 14	90 90	1246 1247	S<301> S<300>	-2823 -2837	234. 5 108. 5	14 14	90 90	1336 1337	S<211> S<210>	-4083 -4097	234. 5 108. 5	14 14	90 90
1158	S<389>	-1591	234.5	14	90	1248	S<299>	-2851	234. 5	14	90	1338	S<209>	-4111	234. 5	14	90
1159	S<388>	-1605	108.5	14	90	1249	S<298>	-2865	108. 5	14	90	1339	S<208>	-4125	108. 5	14	90
1160 1161	S<387> S<386>	-1619 -1633	234. 5 108. 5	14 14	90 90	1250 1251	S<297> S<296>	-2879 -2893	234. 5 108. 5	14 14	90 90	1340 1341	S<207> S<206>	-4139 -4153	234. 5 108. 5	14 14	90 90
1162	S<385>	-1647	234. 5	14	90	1252	S<295>	-2907	234. 5	14	90	1342	S<205>	-4167	234. 5	14	90
1163	S<384>	-1661	108. 5	14	90	1253	S<294>	-2921	108. 5	14	90	1343	S<204>	-4181	108. 5	14	90
1164 1165	S<383> S<382>	-1675 -1689	234. 5 108. 5	14 14	90 90	1254 1255	S<293> S<292>	-2935 -2949	234. 5 108. 5	14 14	90 90	1344 1345	S<203> S<202>	-4195 -4209	234. 5 108. 5	14 14	90 90
1166	S<381>	-1703	234. 5	14	90	1256	S<291>	-2963	234. 5	14	90	1346	S<201>	-4223	234. 5	14	90
1167	S<380>	-1717	108. 5	14	90	1257	S<290>	-2977	108. 5	14	90	1347	S<200>	-4237	108. 5	14	90
1168 1169	S<379> S<378>	-1731 -1745	234. 5 108. 5	14 14	90 90	1258 1259	S<289> S<288>	-2991 -3005	234. 5 108. 5	14 14	90 90	1348 1349	S<199> S<198>	-4251 -4265	234. 5 108. 5	14 14	90
1170	S<377>	-1759	234. 5	14	90	1260	S<287>	-3019	234. 5	14	90	1350	S<197>	-4279	234. 5	14	90
			_	_			-		_	_			_				



No	Name	X-axis	Y-axis	Width	Hight	No	Name	X-axis	Y-axis	Width	Hight	No	Name	X-axis	Y-axis	Width	Hight
1351 1352	S<196> S<195>	-4293 -4307	108. 5 234. 5	14 14	90 90	1441 1442	S<106> S<105>	-5553 -5567	108. 5 234. 5	14 14	90 90	1531 1532	S<16> S<15>	-6813 -6827	108. 5 234. 5	14 14	90 90
1353	S<194>	-4321	108. 5	14	90	1443	S<104>	-5581	108. 5	14	90	1533	S<14>	-6841	108. 5	14	90
1354	S<193>	-4335	234. 5	14	90	1444	S<103>	-5595	234. 5	14	90	1534	S<13>	-6855	234. 5	14	90
1355 1356	S<192> S<191>	-4349 -4363	108. 5 234. 5	14 14	90 90	1445 1446	S<102> S<101>	-5609 -5623	108. 5 234. 5	14 14	90 90	1535 1536	S<12> S<11>	-6869 -6883	108. 5 234. 5	14 14	90 90
1357	S<190>	-4377	108. 5	14	90	1447	S<100>	-5637	108. 5	14	90	1537	S<10>	-6897	108. 5	14	90
1358	S<189>	-4391	234. 5	14	90	1448	S<99>	-5651	234. 5	14	90	1538	S<9>	-6911	234. 5	14	90
1359 1360	S<188> S<187>	-4405 -4419	108. 5 234. 5	14 14	90 90	1449 1450	S<98> S<97>	-5665 -5679	108. 5 234. 5	14 14	90 90	1539 1540	S<8> S<7>	-6925 -6939	108. 5 234. 5	14 14	90 90
1361	S<186>	-4419 -4433	108. 5	14	90	1451	S<96>	-5693	108. 5	14	90	1541	S<6>	-6953	108. 5	14	90
1362	S<185>	-4447	234. 5	14	90	1452	S<95>	-5707	234. 5	14	90	1542	S<5>	-6967	234. 5	14	90
1363 1364	S<184> S<183>	-4461 -4475	108. 5 234. 5	14 14	90 90	1453 1454	S<94> S<93>	-5721 -5735	108. 5 234. 5	14 14	90 90	1543 1544	S<4> S<3>	-6981 -6995	108. 5 234. 5	14 14	90 90
1365	S<182>	-4475	108. 5	14	90	1454	S<92>	-5749	108. 5	14	90	1545	S<2>	-7009	108. 5	14	90
1366	S<181>	-4503	234. 5	14	90	1456	S<91>	-5763	234. 5	14	90	1546	S<1>	-7023	234. 5	14	90
1367	S<180>	-4517	108. 5	14	90	1457	S<90>	-5777	108. 5	14	90	1547	DUMMY	-7037	108.5	14	90
1368 1369	S<179> S<178>	-4531 -4545	234. 5 108. 5	14 14	90 90	1458 1459	S<89> S<88>	-5791 -5805	234. 5 108. 5	14 14	90 90	1548 1549	DUMMY DUMMY	-7051 -7067	234. 5 108. 5	14 14	90 90
1370	S<177>	-4559	234. 5	14	90	1460	S<87>	-5819	234.5	14	90	1550	DUMMY	-7083	234. 5	14	90
1371	S<176>	-4573	108.5	14	90	1461	S<86>	-5833	108. 5	14	90	1551	G<1>	-7099	108.5	14	90
1372 1373	S<175> S<174>	-4587 -4601	234. 5 108. 5	14 14	90 90	1462 1463	S<85> S<84>	-5847 -5861	234. 5 108. 5	14 14	90 90	1552 1553	G<3> G<5>	-7115 -7131	234. 5 108. 5	14 14	90 90
1374	S<173>	-4615	234.5	14	90	1464	S<83>	-5875	234. 5	14	90	1554	G<7>	-7147	234. 5	14	90
1375	S<172>	-4629	108. 5	14	90	1465	S<82>	-5889	108. 5	14	90	1555	G<9>	-7163	108. 5	14	90
1376 1377	S<171> S<170>	-4643 -4657	234. 5 108. 5	14 14	90 90	1466 1467	S<81> S<80>	-5903 -5917	234. 5 108. 5	14 14	90 90	1556 1557	G<11> G<13>	-7179 -7195	234. 5 108. 5	14 14	90 90
1378	S<169>	-4671	234. 5	14	90	1468	S<79>	-5931	234. 5	14	90	1558	G<15>	-7211	234. 5	14	90
1379	S<168>	-4685	108. 5	14	90	1469	S<78>	-5945	108. 5	14	90	1559	G<17>	-7227	108.5	14	90
1380 1381	S<167> S<166>	-4699 -4713	234. 5 108. 5	14 14	90 90	1470 1471	S<77>	-5959 -5973	234. 5 108. 5	14 14	90 90	1560 1561	G<19> G<21>	-7243 -7259	234. 5 108. 5	14 14	90 90
1382	S<165>	-4727	234. 5	14	90	1472	S<75>	-5987	234. 5	14	90	1562	G<23>	-7275	234. 5	14	90
1383	S<164>	-4741	108. 5	14	90	1473	S<74>	-6001	108. 5	14	90	1563	G<25>	-7291	108.5	14	90
1384 1385	S<163> S<162>	-4755 -4769	234. 5 108. 5	14 14	90 90	1474 1475	S<73> S<72>	-6015 -6029	234. 5 108. 5	14 14	90 90	1564 1565	G<27> G<29>	-7307 -7323	234. 5 108. 5	14 14	90 90
1386	S<161>	-4783	234. 5	14	90	1476	S<71>	-6043	234. 5	14	90	1566	G<31>	-7339	234. 5	14	90
1387	S<160>	-4797	108. 5	14	90 90	1477	S<70>	-6057	108. 5	14	90	1567	G<33>	-7355	108.5	14	90
1388 1389	S<159> S<158>	-4811 -4825	234. 5 108. 5	14 14	90	1478 1479	S<69>	-6071 -6085	234. 5 108. 5	14 14	90 90	1568 1569	G<35> G<37>	-7371 -7387	234. 5 108. 5	14 14	90 90
1390	S<157>	-4839	234. 5	14	90	1480	S<67>	-6099	234. 5	14	90	1570	G<39>	-7403	234. 5	14	90
1391	S<156>	-4853	108. 5	14	90	1481	S<66>	-6113	108. 5	14	90	1571	G<41>	-7419	108.5	14	90
1392 1393	S<155> S<154>	-4867 -4881	234. 5 108. 5	14 14	90 90	1482 1483	S<65> S<64>	-6127 -6141	234. 5 108. 5	14 14	90 90	1572 1573	G<43> G<45>	-7435 -7451	234. 5 108. 5	14 14	90 90
1394	S<153>	-4895	234. 5	14	90	1484	S<63>	-6155	234. 5	14	90	1574	G<47>	-7467	234. 5	14	90
1395	S<152>	-4909	108. 5	14	90	1485	S<62>	-6169	108. 5	14	90	1575	G<49>	-7483	108.5	14	90
1396 1397	S<151> S<150>	-4923 -4937	234. 5 108. 5	14 14	90 90	1486 1487	S<61> S<60>	-6183 -6197	234. 5 108. 5	14 14	90 90	1576 1577	G<51> G<53>	-7499 -7515	234. 5 108. 5	14 14	90 90
1398	S<149>	-4951	234. 5	14	90	1488	S<59>	-6211	234. 5	14	90	1578	G<55>	-7531	234. 5	14	90
1399	S<148>	-4965	108.5	14	90 90	1489	S<58>	-6225	108.5	14	90 90	1579	G<57>	-7547 7560	108.5	14	90
1400 1401	S<147> S<146>	-4979 -4993	234. 5 108. 5	14 14	90	1490 1491	S<57> S<56>	-6239 -6253	234. 5 108. 5	14 14	90	1580 1581	G<59> G<61>	-7563 -7579	234. 5 108. 5	14 14	90 90
1402	S<145>	-5007	234. 5	14	90	1492	S<55>	-6267	234. 5	14	90	1582	G<63>	-7595	234. 5	14	90
1403 1404	S<144> S<143>	-5021 -5035	108. 5 234. 5	14 14	90 90	1493 1494	S<54> S<53>	-6281 -6295	108. 5 234. 5	14 14	90 90	1583 1584	G<65> G<67>	-7611 -7627	108. 5 234. 5	14 14	90 90
1404	S<143>	-5049	108. 5	14	90	1494	S<52>	-6309	108. 5	14	90	1585	G<69>	-7643	108. 5	14	90
1406	S<141>	-5063	234. 5	14	90	1496	S<51>	-6323	234. 5	14	90	1586	G<71>	-7659	234. 5	14	90
1407 1408	S<140> S<139>	-5077 -5091	108. 5 234. 5	14 14	90 90	1497 1498	S<50> S<49>	-6337 -6351	108. 5 234. 5	14 14	90 90	1587 1588	G<73> G<75>	-7675 -7691	108. 5 234. 5	14 14	90 90
1408	S<138>	-5105	108. 5	14	90	1498	S<48>	-6365	108. 5	14	90	1589	G<77>	-7707	108. 5	14	90
1410	S<137>	-5119	234. 5	14	90	1500	S<47>	-6379	234. 5	14	90	1590	G<79>	-7723	234. 5	14	90
1411 1412	S<136> S<135>	-5133 -5147	108. 5 234. 5	14 14	90 90	1501 1502	S<46> S<45>	-6393 -6407	108. 5 234. 5	14 14	90 90	1591 1592	G<81> G<83>	-7739 -7755	108. 5 234. 5	14 14	90 90
1413	S<134>	-5161	108. 5	14	90	1502	S<44>	-6421	108. 5	14	90	1593	G<85>	-7771	108. 5	14	90
1414	S<133>	-5175	234. 5	14	90	1504	S<43>	-6435	234. 5	14	90	1594	G<87>	-7787	234. 5	14	90
1415 1416	S<132> S<131>	-5189 -5203	108. 5 234. 5	14 14	90 90	1505 1506	S<42> S<41>	-6449 -6463	108. 5 234. 5	14 14	90 90	1595 1596	G<89> G<91>	-7803 -7819	108. 5 234. 5	14 14	90 90
1417	S<130>	-5217	108.5	14	90	1507	S<40>	-6477	108.5	14	90	1597	G<93>	-7835	108.5	14	90
1418	S<129>	-5231	234. 5	14	90	1508	S<39>	-6491	234. 5	14	90	1598	G<95>	-7851	234. 5	14	90
1419 1420	S<128> S<127>	-5245 -5259	108. 5 234. 5	14 14	90 90	1509 1510	S<38> S<37>	-6505 -6519	108. 5 234. 5	14 14	90 90	1599 1600	G<97> G<99>	-7867 -7883	108. 5 234. 5	14 14	90 90
1421	S<126>	-5273	108.5	14	90	1511	S<36>	-6533	108.5	14	90	1601	G<101>	-7899	108.5	14	90
1422	S<125>	-5287 -5201	234. 5	14	90 90	1512	S<35>	-6547 -6561	234. 5	14	90 90	1602	G<103>	-7915 -7021	234. 5	14	90 90
1423 1424	S<124> S<123>	-5301 -5315	108. 5 234. 5	14 14	90	1513 1514	S<34> S<33>	-6561 -6575	108. 5 234. 5	14 14	90	1603 1604	G<105> G<107>	-7931 -7947	108. 5 234. 5	14 14	90
1425	S<122>	-5329	108.5	14	90	1515	S<32>	-6589	108.5	14	90	1605	G<109>	-7963	108.5	14	90
1426	S<121>	-5343 -5257	234. 5	14	90	1516	S<31>	-6603 -6617	234. 5	14	90	1606	G<111>	-7979 -7005	234.5	14	90
1427 1428	S<120> S<119>	-5357 -5371	108. 5 234. 5	14 14	90 90	1517 1518	S<30> S<29>	-6617 -6631	108. 5 234. 5	14 14	90 90	1607 1608	G<113> G<115>	-7995 -8011	108. 5 234. 5	14 14	90 90
1429	S<118>	-5385	108.5	14	90	1519	S<28>	-6645	108.5	14	90	1609	G<117>	-8027	108.5	14	90
1430	S<117>	-5399 -5412	234. 5	14	90	1520	S<27>	-6659 -6672	234. 5	14	90	1610	G<119>	-8043 -8050	234. 5	14	90
1431 1432	S<116> S<115>	-5413 -5427	108. 5 234. 5	14 14	90 90	1521 1522	S<26> S<25>	-6673 -6687	108. 5 234. 5	14 14	90 90	1611 1612	G<121> G<123>	-8059 -8075	108. 5 234. 5	14 14	90 90
1433	S<114>	-5441	108.5	14	90	1523	S<24>	-6701	108.5	14	90	1613	G<125>	-8091	108.5	14	90
1434	S<113>	-5455	234. 5	14	90	1524	S<23>	-6715 6720	234. 5	14	90	1614	G<127>	-8107	234. 5	14	90
1435 1436	S<112> S<111>	-5469 -5483	108. 5 234. 5	14 14	90 90	1525 1526	S<22> S<21>	-6729 -6743	108. 5 234. 5	14 14	90 90	1615 1616	G<129> G<131>	-8123 -8139	108. 5 234. 5	14 14	90 90
1437	S<110>	-5497	108.5	14	90	1527	S<20>	-6757	108.5	14	90	1617	G<133>	-8155	108.5	14	90
1438	S<109>	-5511	234. 5	14	90	1528	S<19>	-6771	234. 5	14	90	1618	G<135>	-8171	234. 5	14	90
1439 1440	S<108> S<107>	-5525 -5539	108. 5 234. 5	14 14	90 90	1529 1530	S<18> S<17>	-6785 -6799	108. 5 234. 5	14 14	90 90	1619 1620	G<137> G<139>	-8187 -8203	108. 5 234. 5	14 14	90 90
UTTI	U \1U1/	0000	aut. U	1.1	JU	1000	D/11/	0133	20T. U	1.1	JU	1040	0/103/	0200	20T. U	1.1	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,




No	Name	X-axis	Y-axis	Width	Hight
1621	G<141>	-8219	108. 5	14	90
1622	G<143>	-8235	234. 5	14	90
1623	G<145>	-8251	108. 5	14	90
1624	G<147>	-8267	234. 5	14	90
1625	G<149>	-8283	108. 5	14	90
1626	G<151>	-8299	234. 5	14	90
1627	G<153>	-8315	108. 5	14	90
1628	G<155>	-8331	234. 5	14	90
1629	G<157>	-8347	108. 5	14	90
1630	G<159>	-8363	234. 5	14	90
1631	G<161>	-8379	108. 5	14	90
1632	G<163>	-8395	234. 5	14	90
1633	G<165>	-8411	108. 5	14	90
1634	G<167>	-8427	234. 5	14	90
1635	G<169>	-8443	108. 5	14	90
1636	G<171>	-8459	234. 5	14	90
1637	G<173>	-8475	108. 5	14	90
1638	G<175>	-8491	234. 5	14	90
1639	G<177>	-8507	108. 5	14	90
1640	G<179>	-8523	234. 5	14	90
1641	G<181>	-8539	108. 5	14	90
1642	G<183>	-8555	234. 5	14	90
1643	G<185>	-8571	108. 5	14	90
1644	G<187>	-8587	234. 5	14	90
1645	G<189>	-8603	108. 5	14	90
1646	G<191>	-8619	234. 5	14	90
1647	G<193>	-8635	108. 5	14	90
1648	G<195>	-8651	234. 5	14	90
1649	G<197>	-8667	108. 5	14	90
1650	G<199>	-8683	234. 5	14	90
1651	G<201>	-8699	108. 5	14	90
1652	G<203>	-8715	234. 5	14	90
1653	G<205>	-8731	108.5	14	90
1654	G<207>	-8747	234. 5	14	90
1655	G<209>	-8763	108. 5	14	90
1656	G<211>	-8779	234. 5	14	90
1657	G<213>	-8795	108.5	14	90
1658	G<215>	-8811	234. 5	14	90
1659	G<217>	-8827	108.5	14	90
1660	G<219>	-8843	234.5	14	90
1661	G<221>	-8859	108.5	14	90
1662	G<223>	-8875	234.5	14	90
1663	G<225>	-8891	108.5	14	90
1664	G<227>	-8907	234. 5	14	90
1665	G<229>	-8923	108.5	14	90
1666	G<231>	-8939	234. 5	14	90
1667	G<233>	-8955	108.5	14	90
1668	G<235>	-8971	234. 5	14	90
1669	G<237>	-8987	108.5	14	90
1670	G<239>	-9003	234. 5	14	90
1671	DUMMY	-9019	108.5	14	90
1672	DUMMY	-9035	234.5	14	90

Name	X-axis	Y-axis
left mark	-9200	226.5
right mark	9200	226.5



#### **BUMP Size**





# 4. Interface setting

### 4.1. MCU interfaces

GC9308 provides the 8-/9-/16-/18-bit parallel system interface for 8080-I /8080- II series, and 3-/4-line serial system interface for serial data input. The input system interface is selected by external pins IM [3:0] and the bit formal per pixel color order is selected by DBI [2:0] 3-bits of 3Ah register.



## 4.1.1. MCU interface selection

The selection of interface is done by setting external pins IM [3:0] as shown in the following table.

Table 6

DAZ		D.//1	TMO	MOULINA STATE OF THE		Pins in use			
IM3	IM2	IM1	IM0	MCU-Interface Mode	Register/Content	GRAM			
0	1	0	0	8080 MCU 8-bit bus interface I	D[7:0]	D[7:0],WRX,RDX,CSX,D/CX			
0	1	1	0	8080 MCU 16-bit bus interface I	D[7:0]	D[15:0],WRX,RDX,CSX,D/CX			
0	1	0	1	8080 MCU 9-bit bus interface I	D[7:0]	D[8:0],WRX,RDX,CSX,D/CX			
0	1	1	1	8080 MCU 18-bit bus interface I	D[7:0]	D[17:0],WRX,RDX,CSX,D/CX			
1	1	0	1	3-wire 9-bit data serial interface I 2 data lane serial		SCL,SDA,CSX			
				interface I 4-wire 8-bit data serial		SCL,SDA,CSX,D/CX			
1	1	1	1	interface I		SCL,SDA,D/CX,CSX			
0	0	1	0	8080 MCU 16-bit bus interface II	D[8:1]	D[17:10],D[8:1],WRX,RDX,CSX,D/CX			
0	0	0	0	8080 MCU 8-bit bus interface II	D[17:10]	D[17:10],WRX,RDX,CSX,D/CX			
0	0	1	1	8080 MCU 18-bit bus interface II	D[8:1]	D[17:0],WRX,RDX,CSX,D/CX			
0	0	0	1	8080 MCU 9-bit bus interface II	D[17:10]	D[17:9],WRX,RDX,CSX,D/CX			
1	0	0	1	3-wire 9-bit data serial interface II		SCL,SDI,SDO,CSX			
1	0	1	1	4-wire 8-bit data serial interface II	rial SCL,SDI,SDO,D/CX,CSX				
1	0	0	0	3-wire 9-bit data serial interface II	serial SCL,SDI,SDO,CSX				
1	1	1	0	4-wire 8-bit data serial interface II					



#### 4.1.2. 8080-I Series Parallel Interface

GC9308 can be accessed via 8-/9-/16-/18-bit MCU 8080-I series parallel interface. The chip select CSX (active low) is used to enable or disable GC9308 chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

GC9308 latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D[17:0] bits are commands.

The 8080-I series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The 8080-I Interface selection is done when IM3 pin is low state (VSSC level). Interface bus width can be selected by IM [2:0] bits.

The selection of 8080-I series parallel interface is shown as the table in the following.

Table 7

IM 3	IM 2	IM1	IM0	MCU-Interfac e	CSX	WRX	RDX	D/CX	Function
					"L"	ſ	"H"	"L"	Write command code.
				8080 MCU	"L"	"H"	Ţ	"H"	Read internal status.
0	1	0	0	8-bit bus interface I	"L"		"H"	"H"	Write parameter or display data.
				interrace i	"L"	"H"		"H"	Reads parameter or display data.
					"L"	1	"H"	"L"	Write command code.
				8080 MCU	"L"	"H"	ſ	"H"	Read internal status.
0	1	1	0	16-bit bus interface I	"L"		"H"	"H"	Write parameter or display data.
				interface i	"L"	"H"		"H"	Reads parameter or display data.
					"L"	1	"H"	"L"	Write command code.
				8080 MCU	"L"	"H"	Ţ	"H"	Read internal status.
0	1	0	1	9-bit bus interface I	"L"	<u>_</u>	"H"	"H"	Write parameter or display data.
				interrace i	"L"	"H"	<u>_</u>	"H"	Reads parameter or display data.
					"L"	1	"H"	"L"	Write command code.
				8080 MCU	"L"	"H"	<u>_</u>	"H"	Read internal status.
0	1	1	1	18-bit bus interface I	"L"	<u>_</u>	"H"	"H"	Write parameter or display data.
				interrace I	"L"	"H"		"H"	Reads parameter or display data.




### 4.1.3. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is SRAM data or command's parameter.


The following figure shows a write cycle for the 8080-I MCU interface.

Figure 2.



Note: WRX is an unsynchronized signal (It can be stopped)

Figure 3.






## 4.1.4. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle, while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.


The following figure shows the read cycle for the 8080-I MCU interface.

Figure 4.



Note: RDX is an unsynchronized signal (It can be stopped).

Figure 5.



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.



## 4.1.5. 8080- II Series Parallel Interface

GC9308 can be accessed via 8-/9-/16-/18-bit MCU 8080- II series parallel interface. The chip select CSX (active low) is used to enable or disable GC9308 chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

GC9308 latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D[17:0] bits are commands.

The 8080-II series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The 8080-II Interface selection is done when IM3 pin is high state (IOVCC level). Interface bus width can be selected by IM [2:0] bits.

The selection of 8080-II series parallel interface is shown as the table in the following.

Table 8

IM3	IM2	IM1	IM0	MCU-Interface	CSX	WRX	RDX	D/CX	Function
					"L"	4	"H"	"L"	Write command code.
				8080 MCU	"L"	"H"	<b>-</b>	"H"	Read internal status.
0	0	1	0	16-bit bus	"L"	1	"H"	"H"	Write parameter or display
		1	U	interface II	L			11	data.
				interface II	"L"	"H"		"H"	Reads parameter or display
					L			11	data.
					"L"	ſ	"H"	"L"	Write command code.
				8080 MCU	"L"	"H"	1	"H"	Read internal status.
0	0	0	0	8-bit bus	"L"	1	"H"	"H"	Write parameter or display
U		U	U	interface II	L			11	data.
				interface if	"L"	"H"	<u>_</u>	"H"	Reads parameter or display
					L			11	data.
					"L"	1	"H"	"L"	Write command code.
				8080 MCU	"L"	"H"	1	"H"	Read internal status.
0	0	1	1	18-bit bus	"L"	<u>_</u>	"H"	"H"	Write parameter or display
U	0	1	1	interface II	L			11	data.
				interface if	"L"	"H"	<u>_</u>	"H"	Reads parameter or display
					ь			11	data.
					"L"	1	"H"	"L"	Write command code.
					"L"	"H"	<u>_</u>	"H"	Read internal status.
0	0	0	1	8080 MCU 9-bit bus	"L"	<u>_</u>	"H"	"H"	Write parameter or display
U	U	U	1	interface II	L			Н	data.
				interface if	44T 22	((1122		((1.12)	Reads parameter or display
					"L"	"H"		"H"	data.




## 4.1.6. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.


The following figure shows a write cycle for the 8080-II MCU interface.

Figure 6.



Note: WRX is an unsynchronized signal (It can be stopped)

Figure 7.






### 4.1.7. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.


The following figure shows the read cycle for the 8080-II MCU interface.

Figure 8.



Note: RDX is an unsynchronized signal (It can be stopped).

Figure 9.



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.



#### 4.1.8. Serial Interface

The selection of interface is done by IM [3:0] bits. Please refer to the Table in the following.

Table 8.

IM3	IM2	IM1	IM 0	MCU-Interface Mode	CS X	D/CX	SC L	Function
1	1	0	1	3-line serial interface	"L"	-		Read/Write command, parameter or display data.
1	1	1	1	4-line serial interface	"L"	"H/L "	Ţ	Read/Write command, parameter or display data.
1	0	0	1	3-line serial interface	"L"	-	1	Read/Write command, parameter or display data.
1	0	1	1	4-line serial interface	"L"	"H/L "	Ţ	Read/Write command, parameter or display data.

GC9308 supplies 3-lines/ 9-bit and 4-line/8-bit bi-directional serial interfaces for communication between host and GC9308. The 3-line serial mode consists of the chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDI/SDO). The 4-line serial mode consists of the Data/ Command selection input (D/CX), chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDI/SDO) for data transmission. The data bus (D [17:0]), which are not used, must be connected to GND. Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.



## 4.1.9. Write Cycle Sequence

The write mode of the interface means that host writes commands or data to GC9308. The 3-lines serial data packet contains a data/command select bit (D/CX) and a transmission byte. If the D/CX bit is "low", the transmission byte is interpreted as a command byte. If the D/CX bit is "high", the transmission byte is stored as the display data RAM(Memory write command), or command register as parameter.

Any instruction can be sent in any order to GC9308 and the MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse and SDA data are no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission. See the detailed data format for 3-/4-line serial interface.

Figure 10.





Figure 11.



Host processor drives the CSX pin to low and starts by setting the D/CX bit on SDA. The bit is read by GC9308 on the first rising edge of SCL signal. On the next falling edge of SCL, the MSB data bit (D7) is set on SDA by the host. On the next falling edge of SCL, the next bit (D6) is set on SDA. If the optional D/CX signal is used, a byte is eight read cycle width. The 3/4-line serial interface writes sequence described in the figure as below.



Figure 12.





Figure 13.





## 4.1.10. Read Cycle Sequence

The read mode of interface means that the host reads register's parameter from GC9308. The host has to send a command (Read ID or register command) and then the following byte is transmitted in the opposite direction. GC9308 latches the SDA (input data) at the rising edges of SCL (serial clock), and then shifts SDA (output data) at falling edges of SCL (serial clock). After the read status command has been sent, the SDA line must be set to tri-state and no later than at the falling edge of SCL of the last bit. The read mode has three types of transmitted command data (8-/24-/32-bit) according command code.

Figure 14.




Figure 15.




Figure 16.






Figure 17.




Figure 18.





Figure 19.






## 4.1.11. Data Transfer Break and Recovery


If there is a break in data transmission by RESX pulse, while transferring a command or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select pin (CSX) is activated after RESX have been high state.

Figure 20.



If there is a break in data transmission by CSX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select pin (CSX) is next activated.


Figure 21.



If a two or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than continue to send the remained parameters that was interrupted, then the parameters which had been successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below.




Figure 22.



If a two or more parameter command is being sent and a break occurs by the other command before the last one is sent, then the parameters which had been successfully sent are stored and the other parameter of that command remains previous value.

Figure 23.






## 4.1.12. Data Transfer Pause

It will be possible when transferring a command, frame memory data or multiple parameter data to invoke a pause in the data transmission. If the chip select pin (CSX) is released to high state after a whole byte of a frame memory data or multiple parameter data has been completed, then GC9308 will wait and continue the frame memory data or parameter data transmission from the point where it was paused. If the chip select pin is released after a whole byte of a command has been completed, then the display module will receive either the command's parameters(if appropriate) or a new command when the chip select pin is next enabled as shown below.

This applies to the following 4 conditions:

- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter


Figure 24.






## **4.1.13.** Serial Interface Pause (3\_wire)

Figure 25.



## 4.1.14. Parallel Interface Pause

Figure 26.



## 4.1.15. Data Transfer Mode

GC9308 can provide two different kinds of color depth (16-bit/pixel and 18-bit/pixel) display data to the graphic RAM. The data format is described for each interface. Data can be downloaded to the frame memory by 2 methods.



## 4.1.16. Data Transfer Method 1


The image data is sent to the frame memory in the successive frame writing, each time the frame memory is filled by image data, the frame memory pointer is reset to the start point and the next frame is written. **Figure 27.** 



## 4.1.17. Data Transfer Method 2

Image data is sent and at the end of each frame memory download, a command is sent to stop frame memory writing. Then start memory write command is sent, and a new frame is downloaded.

Figure 28.



Note 1: These methods are applied to all data transfer color modes on both serial and parallel interfaces.

Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.



## 4.2. RGB Interface

## 4.2.1. RGB Interface Selection

GC9308 has two kinds of RGB interface and these interfaces can be selected by RCM [1:0] bits. When RCM [1:0] bits are set to "10", the DE mode is selected which utilizes VSYNC, HSYNC, DOTCLK, DE, D [17:0] pins; when RCM [1:0] bits are set to "11", the SYNC mode is selected which utilizes which utilizes VSYNC, HSYNC,DOTCLK, D [17:0] pins. Using RGB interface must selection serial interface.

GC9308 supports several pixel formats that can be selected by RIM bit of F6h command. The selection of a given interfaces is done by setting RCM [1:0] as show in the following table.

Table 9

	M[1: )]	RI M	D	PI[1:	0]	RGB interface Mode	RGB Mode	Used Pins
1	0	0	1	1	0	18-bit RGB interface (262K colors)	DE Mode	VSYNC,HSYNC,DE,DOTCLK, D[17:0]
1	0	0	1	0	1	16-bit RGB interface (65K colors)	Valid data is determined by	VSYNC,HSYNC,DE,DOTCLK, D[17:13] & D[11:1]
1	0	1		-		6-bit RGB interface (262K colors)	the DE signal	VSYNC,HSYNC,DE,DOTCLK, D[5:0]
1	1	0	1	1	0	18-bit RGB interface (262K colors)	SYNC Mode In SYNC mode,	VSYNC,HSYNC,DOTCLK, D[17:0]
1	1	0	1	0	1	16-bit RGB interface (65K colors)	DE signal is ignored;blankin	VSYNC,HSYNC,DOTCLK, D[17:13] & D[11:1]
1	1	1		-		6-bit RGB interface (262K colors)	g porch is determined by B5h command	VSYNC,HSYNC,DOTCLK, D[5:0]

18-bit data bus interface (D[17:0] is used), RIM=0

Figure 29.

D17 D16 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 [18bpp Frame Memory Write] R[5] R[4] R[3] R[2] R[1] R[0] G[5] G[4] G[3] G[2] G[1] G[0] B[5] B[4] B[3] B[2] B[1] B[0]


16-bit data bus interface (D[17:13] & D[11:1] is used) , DPI[2:0] = 101, and RIM=0

Figure 30.

D17 D16 D15 D14 D13 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 [6bpp Frame Memory Write R44 R3] R2 R11 R[0] G[5] G[4] G[3] G[2] G[1] G[0] B[4] B[3] B[2] B[1] B[0] The LSB data of red/blue color are same as MSB data.

6-bit data bus interface (D[5:0] is used), RIM=1

Figure 31.



Pixel clock (DOTCLK) is running all the time without stopping and used to enter VSYNC, HSYNC, DE and



D[17:0] states when there is a rising edge of the DOTCLK. Vertical synchronization (VSYNC) is used to tell when there is received a new frame of the display. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.

Horizontal synchronization (HSYNC) is used to tell when there is received a new line of the frame. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.

In DE mode, Data Enable (DE) is used to tell when there is received RGB information that should be transferred on the display. This is a high enable and its state is read to the display module by a rising edge of the DOTCLK signal. D [17:0] are used to tell what is the information of the image that is transferred on the display (When DE= '0' (low) and there is a rising edge of DOTCLK). D [17:0] can be '0' (low) or '1' (high). These lines are read by a rising edge of the DOTCLK signal. In SYNC mode, the valid display data in inputted in pixel unit via D [17:0] according to HFP/HBP settings of HSYNC signal and VFP/VBP setting of VSYNC. In both RGB interface modes, the input display data is written to GRAM first then outputs corresponding source voltage according the gray data from GRAM.

Figure 32.




Table 10.

Parameters	Symbols	Condition	Min.	Typ.	Max.	Units
Horizontal Synchronization	Hsync		2	10	16	DOTCLK
Horizontal Back Porch	HBP		2	20	24	DOTCLK
Horizontal Address	HAdr		-	320	-	DOTCLK
Horizontal Front Porch	HFP		2	10	16	DOTCLK
Vertical Synchronization	Vsync		1	2	4	Line
Vertical Back Porch	VBP		1	2	-	Line
Vertical Address	VAdr		-	240	-	Line
Vertical Front Porch	VFP		3	4	-	Line

Notes:




- 1. Vertical period (one frame) shall be equal to the sum of VBP + VAdr + VFP.
- 2. Horizontal period (one line) shall be equal to the sum of HBP + HAdr + HFP.
- 3. Control signals Hsync shall be transmitted as specified at all times while valid pixels are transferred between the host processor and the display module.



## 4.2.2. RGB Interface Timing

The timing chart of 18/16-bit RGB interface mode1 and mode 2 is shown as below.


## Figure33.



Mode1 RGB SYNC mode

LCD-DST-3014 GC9308 Datasheet V1.0 Preliminary





Mode2 RGB SYNC+DE mode


Note 1: The DE signal is not needed when RGB interface SYNC mode is selected.

Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='0' of "Interface Mode Control (B0h)" command.



The timing chart of 6-bit RGB interface mode is shown as below:

#### Figure34.



- Note 1: 6-bit RGB interface mode only used in the DE interface.
- Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='0' of "Interface Mode Control (B0h)" command.
- Note 3: In 6-bit RGB interface mode, each dot of one pixel (R, G and B) is transferred in synchronization with DOTCLK.


Note 4: In 6-bit RGB interface mode, set the cycles of VSYNC, HSYNC and DE to 3 multiples of DOTCLK.



## 4.3. VSYNC Interface

GC9308 supports the VSYNC interface in synchronization with the frame-synchronizing signal VSYNC to display the moving picture with the 8080- I /8080- I system interface. When the VSYNC interface is selected to display a moving picture, the minimum GRAM update speed is limited and the VSYNC interface is enabled by setting DM[1:0] = "10" and RM = "0".

Figure35.



Note 1:In the VSYNC mode, the pin ENABLE should connect to IOVCC.

In the VSYNC mode, the display operation is synchronized with the internal clock and VSYNC input and the frame rate is determined by the pulse rate of VSYNC signal. All display data are stored in GRAM to minimize total data transfer required for moving picture display.

Figure 36.





Figure 37.



Notes in using the VSYNC interface


1. The minimum GRAM write speed must be satisfied and the frequency variation must be taken into



consideration.

- 2. The display frame rate is determined by the VSYNC signal and the period of VSYNC must be longer than the scan period of an entire display.
- 3. When switching from the internal clock operation mode (DM[1:0] = "00") to the VSYNC interface mode or inversely, the switching starts from the next VSYNC cycle, i.e. after completing the display of the frame.
- 4. The partial display, vertical scroll, and interlaced scan functions are not available in VSYNC interface mode.

Figure 38.



## 4.4. Display Data RAM (DDRAM)

GC9308 has an integrated 320x240x18-bit graphic type static RAM. This 172,800-byte memory allows storing a 320xRGBx240 image with an 18-bit resolution (262K-color). There is no abnormal visible effect on the display when there are simultaneous panel display read and interface read/write to the same location of the frame memory.

## 4.5. Display Data Format


GC9308 supplies 18-/16-/9-/8-bit parallel MCU interface with 8080- I /8080- II series, 3-/4-line serial interface and 6-/16-18-bit parallel RGB interface. The parallel MCU interface and serial interface mode can be selected by external pins IM [3:0] and RGB interface mode can be selected by software command parameters RCM[1:0].

## 4.5.1. 3-line Serial Interface


The 3-line/9-bit serial bus interface of GC9308 can be used by setting external pin as IM [3:0] to "1101" for serial interface. The shown figure is the example of 3-line SPI interface.



#### Figure 39.



#### Figure 40.





In 3-line serial interface, different display data format is available for two color depths supported by the LCM listed below.

- -4k colors, RGB 4, 4, 4 -bits input.
- -65k colors, RGB 5, 6, 5 -bits input
- -262k colors, RGB 6, 6, 6 -bits input.

#### 1)4K-Colors:12-bit/pixel(RGB 4, 4, 4 -bits input).

#### Figure 41.






- Note 1: The pixel data with 12-bit color depth information.
- Note 2: The most significant bits are: Rx3, Gx3 and Bx3.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- *Note 4: '-'= Don't care -Can be set "0" or "1".*



## $2) 65 K\text{-Colors:} 16\text{-bit/pixel} (RGB\ 5,6,5\ \text{-bits\ input}).$


#### Figure 41.



- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- *Note 4: '-'= Don't care -Can be set "0" or "1".*

#### 3)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

#### Figure 42.




- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- *Note 4: '-'= Don't care Can be set "0" or "1".*




## 4.5.2. 4-line Serial Interface

The 4-line/8-bit serial bus interface of GC9308 can be used by setting external pin as IM [3:0] to "1111" for serial interface . The shown figure is the example of 4-line SPI interface.

#### Figure 43.




#### Figure 44.




In 4-line serial interface, different display data format is available for two color depths supported by the LCM listed below.

- -4k colors, RGB 4, 4, 4 -bits input.
- -65k colors, RGB 5, 6, 5 -bits input.
- -262k colors, RGB 6, 6, 6 -bits input.

#### Figure 44.






Note 1: The pixel data with 12-bit color depth information.




- Note 2: The most significant bits are: Rx3, Gx3 and Bx3.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- *Note 4: '-'= Don't care Can be set "0" or "1".*

#### Figure 45.



- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '- '= Don't care -Can be set "0" or "1".

### Figure 46.



- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- *Note 4: '-'= Don't care -Can be set "0" or "1".*




## 4.5.3. 2-data-line mode

This mode is active when 2data\_en (E9h[3]) set to "1" in 3-wire. Only frame pixle data write transitions are sent in 2-data-line mode, register write/read is still sent in 3-wire.

The chip-select nCS (active low) enables and disables the serial interface. SCL is the serial data clock. SDA and DCX are serial data lines.


Serial data must be input to SDA in the sequence A0, D15 to D10 and DCX in the sequence A0, D7 to D0. The GC9308 reads the data at the rising edge of SCL signal. The first bit of serial data A0 is data/command flag. It must be set to "1", D15 to D0 bits are display RAM data.

Figure 47.




Five data formats are supported in 2-data-line mode, which is indicated by 2data\_mdt (E9h[2:0]).

# 1)RGB565 1pixel/transition(65K color,2data\_mdt[2:0]='000') Figure48.




# 2)RGB666 1pixel/transition(262K color,2data\_mdt[2:0]='001') Figure49.




3)RGB666 2/3pixel/transition(262K color,2data mdt[2:0]='010')




## Figure 50.



# 4)RGB888 1pixel/transition(4M color,2data\_mdt[2:0]='100') Figure51.




# 5)RGB888 2/3pixel/transition(4M color,2data\_mdt[2:0]='110') Figure52.





## 4.5.4. 8-bit Parallel MCU Interface

The 8080- I system 8-bit parallel bus interface of GC9308 can be used by setting external pin as IM [3:0] to "0000". The following shown figure is the example of interface with 8080- I MCU system interface. **Figure 53.** 



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

#### 1) 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

Table 11.

Count	0	1	2	3	4	•••	477	478	479	480
D/CX	0	1	1	1	1	•••	1	1	1	1
<b>D7</b>	C7	0R4	0G2	1R4	1G2	•••	238R4	238G2	239R4	239G2
D6	<b>C6</b>	0R3	0G1	1R3	1G1	•••	238R3	238G1	239R3	239G1
D5	C5	0R2	0G0	1R2	1G0	•••	238R2	238G0	239R2	239G0
<b>D4</b>	C4	0R1	0B4	1R1	1B4		238R1	238B4	239R1	239B4
D3	C3	0R0	0B3	1R0	1B3	•••	238R0	238B3	239R0	239B3
<b>D2</b>	C2	0G5	0B2	1G5	1B2		238G5	238B2	239G5	239B2
D1	C1	0G4	0B1	1G4	1B1		238G4	238B1	239G4	239B1
D0	C0	0G3	<b>0B0</b>	1G3	1B0	•••	238G3	238B0	239G3	239B0

#### 2) 262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to "110".




Table12.

Count	0	1	2	3	•••	718	719	720
D/CX	0	1	1	1	•••	1	1	1
<b>D7</b>	<b>C7</b>	0R5	0G5	0B5	•••	239R5	239G5	239B5
<b>D6</b>	<b>C6</b>	0R4	0G4	0B4	•••	239R4	239G4	239B4
<b>D5</b>	C5	0R3	0G3	0B3	•••	239R3	239G3	239B3
<b>D4</b>	C4	0R2	0G2	0B2	•••	239R2	239G2	239B2
D3	С3	0R1	0G1	0B1	•••	239R1	239G1	239B1
D2	<b>C2</b>	0 <b>R</b> 0	0G0	0B0	•••	239R0	239G0	239B0
D1	C1				•••			
<b>D</b> 0	C0				•••			

The 8080-II system 8-bit parallel bus interface of GC9308 can be used by settings as IM [3:0] ="1001". The following shown figure is the example of interface with 8080-II MCU system interface.

Figure 54.



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

#### 1) 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

Table13.

Count	0	1	2	3	4	•••	477	478	479	480
D/CX	0	1	1	1	1	•••	1	1	1	1
D17	C7	0R4	0G2	1R4	1G2	•••	238R4	238G2	239R4	239G2
D16	<b>C6</b>	0R3	0G1	1R3	1G1	•••	238R3	238G1	239R3	239G1
D15	C5	0R2	0G0	1R2	1G0	•••	238R2	238G0	239R2	239G0
D14	C4	0R1	0B4	1R1	1B4	•••	238R1	238B4	239R1	239B4
D13	C3	0 <b>R</b> 0	0B3	1R0	1B3	•••	238R0	238B3	239R0	239B3
D12	C2	0G5	0B2	1G5	1B2	•••	238G5	238B2	239G5	239B2
D11	C1	0G4	0B1	1G4	1B1		238G4	238B1	239G4	239B1
D10	CO	0G3	0B0	1G3	1B0	•••	238G3	238B0	239G3	239B0

### 2) 262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to "110".

#### Table14.



## GC9308 Datasheet


Count	0	1	2	3	•••	718	719	720
D/CX	0	1	1	1	•••	1	1	1
D17	C7	0R5	0G5	0B5	•••	239R5	239G5	239B5
D16	<b>C6</b>	0R4	0G4	0B4	•••	239R4	239G4	239B4
D15	C5	0R3	0G3	0B3	•••	239R3	239G3	239B3
D14	C4	0R2	0G2	0B2	•••	239R2	239G2	239B2
D13	СЗ	0R1	0G1	0B1	•••	239R1	239G1	239B1
D12	C2	0R0	0G0	0B0	•••	239R0	239G0	239B0
D11	C1				•••			
D10	C0				•••			



## 4.5.5. 9-bit Parallel MCU Interface

The 8080-I system 9-bit parallel bus interface of GC9308 can be selected by setting hardware pin IM [3:0] to "0010". The following shown figure is the example of interface with 8080- I MCU system interface.

## Figure 55.



### 1)262K-Colors,:18-bit/pixel(RGB 6, 6, 6 -bits input).

There are 2 pixels (6 sub-pixels) display data is sent by 4 transfers, when DBI [2:0] bits of 3Ah register are set to "110".


Table15.

Count	0	1	2	3	4	•••	477	478	479	480
D/CX	0	1	1	1	1	•••	1	1	1	1
D8		0R5	0G2	1R5	1G2	•••	238R5	238G2	239R5	239G2
<b>D7</b>	<b>C7</b>	0R4	0G1	1R4	1G1	•••	238R4	238G1	239R4	239G1
<b>D</b> 6	<b>C6</b>	0R3	0G0	1R3	1G0	•••	238R3	238G0	239R3	239G0
D5	C5	0R2	0B5	1R2	1B5	•••	238R2	238B5	239R2	239B5
<b>D4</b>	C4	0R1	0B4	1R1	1B4	•••	238R1	238B4	239R1	239B4
D3	<b>C3</b>	0R0	0B3	1R0	1B3	•••	238R0	238B3	239R0	239B3
D2	C2	0G5	0B2	1G5	1B2	•••	238G5	238B2	239G5	239B2
D1	C1	0G4	0B1	1G4	1B1	•••	238G4	238B1	239G4	239B1
D0	C0	0G3	0B0	1G3	1B0	•••	238G3	238B0	239G3	239B0



The 8080- II system 9-bit parallel bus interface of GC9308 can be selected by setting hardware pin IM [3:0] to "1011". The following shown figure is the example of interface with 8080- MCU system interface.

#### Figure 56.



#### 1)262K-Colors,:18-bit/pixel(RGB 6, 6, 6 -bits input).

There are 2 pixels (6 sub-pixels) display data is sent by 4 transfers, when DBI [2:0] bits of 3Ah register are set to "110".

Table16.


Count	0	1	2	3	4	•••	477	478	479	480
D/CX	0	1	1	1	1	•••	1	1	1	1
D17	C7	0R5	0G2	1R5	1G2	•••	238R5	238G2	239R5	239G2
D16	<b>C6</b>	0R4	0G1	1 <b>R</b> 4	1G1	•••	238R4	238G1	239R4	239G1
D15	C5	0R3	0G0	1R3	1G0	•••	238R3	238G0	239R3	239G0
D14	C4	0R2	0B5	1R2	1B5	•••	238R2	238B5	239R2	239B5
D13	C3	0R1	0B4	1R1	1B4	•••	238R1	238B4	239R1	239B4
D12	C2	0R0	0B3	1R0	1B3	•••	238R0	238B3	239R0	239B3
D11	C1	0G5	0B2	1G5	1B2	•••	238G5	238B2	239G5	239B2
D10	CO	0G4	0B1	1G4	1B1	•••	238G4	238B1	239G4	239B1
D9		0G3	0B0	1G3	1B0	•••	238G3	238B0	239G3	239B0



## 4.5.6. 16-bit Parallel MCU Interface

The 8080- I system 16-bit parallel bus interface of GC9308 can be selected by setting hardware pin IM[3:0] to "0001". The following shown figure is the example of interface with 8080- I MCU system interface.

Figure 57.



Different display data format is available for two colors depth supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

#### 1)65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Table17.

Count	0	1	2	3	•••	238	239	240
D/CX	0	1	1	1	•••	1	1	1
D15		0R4	1R4	2R4	•••	237R4	238R4	239R4
D14		0R3	1R3	2R3	•••	237R3	238R3	239R3
D13		0R2	1R2	2R2	•••	237R2	238R2	239R2
D12		0R1	1R1	2R1	•••	237R1	238R1	239R1
D11		0R0	1R0	2R0	•••	237R0	238R0	239R0
D10		0G5	1G5	2G5	•••	237G5	238G5	239G5
<b>D9</b>		0G4	1G4	2G4	•••	237G4	238G4	239G4
<b>D8</b>		0G3	1G3	2G3		237G3	238G3	239G3
<b>D7</b>	<b>C7</b>	0G2	1G2	2G2		237G2	238G2	239G2
<b>D6</b>	<b>C6</b>	0G1	1G1	2G1		237G1	238G1	239G1
<b>D5</b>	C5	0G0	1G0	2G0		237G0	238G0	239G0
<b>D4</b>	<b>C4</b>	0B4	1B4	2B4	•••	237B4	238B4	239B4
D3	<b>C3</b>	0B3	1B3	2B3	•••	237B3	238B3	239B3
<b>D2</b>	<b>C2</b>	0B2	1B2	2B2	•••	237B2	238B2	239B2
<b>D</b> 1	C1	0B1	1B1	2B1	•••	237B1	238B1	239B1
<b>D</b> 0	CO	0B0	1B0	2B0		237B0	238B0	239B0

2)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "110". 1)MDT[1:0]="00"



## Table18.

Count	0	1	2	3	•••	358	359	360
D/CX	0	1	1	1	•••	1	1	1
D15		0R5	0B5	1G5	•••	238R5	238B5	239G5
D14		0R4	0B4	1G4	•••	238R4	238B4	239G4
D13		0R3	0B3	1G3	•••	238R3	238B3	239G3
D12		0R2	0B2	1G2	•••	238R2	238B2	239G2
D11		0R1	0B1	1G1	•••	238R1	238B1	239G1
D10		0 <b>R</b> 0	0B0	1G0	•••	238R0	238B0	239G0
<b>D9</b>								
<b>D8</b>								
<b>D7</b>	<b>C7</b>	0G5	1R5	1B5	•••	238G5	239R5	239B5
<b>D6</b>	<b>C6</b>	0G4	1R4	1B4	•••	238G4	239R4	239B4
<b>D5</b>	C5	0G3	1R3	1B3	•••	238G3	239R3	239B3
<b>D4</b>	<b>C4</b>	0G2	1R2	1B2	•••	238G2	239R2	239B2
D3	С3	0G1	1R1	1B1	•••	238G1	239R1	239B1
D2	C2	0G0	1R0	1B0	•••	238G0	239R0	239B0
D1	C1							
<b>D</b> 0	C0							

## 2)MDT[1:0]="01"

## Table19.

Count	0	1	2	3		•••	477	478	479	480
D/CX	0	1	1	1		•••	1	1	1	1
D15		0R5	0B5	1R5	1B5	•••	238R5	238B5	239R5	239B5
D14		0R4	0B4	1R4	1B4	•••	238R4	238B4	239R4	239B4
D13		0R3	0B3	1R3	1B3	•••	238R3	238B3	239R3	239B3
D12		0R2	0B2	1R2	1B2	•••	238R2	238B2	239R2	239B2
D11		0R1	0B1	1R1	1B1	•••	238R1	238B1	239R1	239B1
D10		0R0	0B0	1R0	1B0	•••	238R0	238B0	239R0	239B0
D9						•••				
D8						•••				
<b>D7</b>	C7	0G5		1G5		•••	238G5		239G5	
<b>D</b> 6	<b>C6</b>	0G4		1G4		•••	238G4		239G4	
D5	C5	0G3		1G3		•••	238G3		239G3	
D4	C4	0G2		1G2		•••	238G2		239G2	
D3	C3	0G1		1G1		•••	238G1		239G1	
D2	C2	0G0		1G0		•••	238G0		239G0	
D1	C1					•••				
<b>D</b> 0	C0					•••				



## 3)MDT[1:0]="10"

#### Table20.

Count	0	1	2	3		•••	477	478	479	480
D/CX	0	1	1	1		•••	1	1	1	1
D15		0R5	0B1	1R5	1B1	•••	238R5	238B1	239R5	239B1
D14		0R4	0B0	1R4	1B0	•••	238R4	238B0	239R4	239B0
D13		0R3		1R3		•••	238R3		239R3	
D12		0R2		1R2		•••	238R2		239R2	
D11		0R1		1R1		•••	238R1		239R1	
D10		0 <b>R</b> 0		1R0		•••	238R0		239R0	
<b>D9</b>		0G5		1G5		•••	238G5		239G5	
D8		0G4		1G4		•••	238G4		239G4	
<b>D7</b>	C7	0G3		1G3		•••	238G3		239G3	
<b>D6</b>	<b>C6</b>	0G2		1G2		•••	238G2		239G2	
D5	C5	0G1		1G1		•••	238G1		239G1	
<b>D4</b>	C4	0G0		1G0		•••	238G0		239G0	
D3	C3	0B5		1B5		•••	238B5		239B5	
D2	C2	0B4		1B4		•••	238B4		239B4	
D1	C1	0B3		1B3		•••	238B3		239B3	
<b>D</b> 0	C0	0B2		1B2		•••	238B2		239B2	

## 4)MDT[1:0]="11"


### Table21.

Count	0	1	2	3		•••	477	478	479	480
D/CX	0	1	1	1		•••	1	1	1	1
D15			0R3		1R3			238R3		239R3
D14			0R2		1R2	•••		238R2		239R2
D13			0R1		1R1	•••		238R1		239R1
D12			0 <b>R</b> 0		1R0	•••		238R0		239R0
D11			0G5		1G5	•••		238G5		239G5
D10			0G4		1G4	•••		238G4		239G4
<b>D9</b>			0G3		1G3	•••		238G3		239G3
D8			0G2		1G2	•••		238G2		239G2
<b>D7</b>	C7		0G1		1G1	•••		238G1		239G1
<b>D6</b>	<b>C6</b>		0G0		1G0	•••		238G0		239G0
D5	C5		0B5		1B5	•••		238B5		239B5
<b>D4</b>	<b>C4</b>		0B4		1B4	•••		238B4		239B4
D3	С3		0B3		1B3	•••		238B3		239B3
D2	C2		0B2		1B2	•••		238B2		239B2
D1	C1	0R5	0B1	1R5	1B1	•••	238R5	238B1	239R5	239B1
D0	C0	0R4	0B0	1R4	1B0	•••	238R4	238B0	239R4	239B0

The 8080-II system 16-bit parallel bus interface of GC9308 can be selected by settings IM [3:0] ="1000". The following shown figure is the example of interface with 8080- MCU system interface.



#### Figure 58.



Different display data format is available for two colors depth supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

#### 1) 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101". **Table 22.** 

C		1	2	2		220	220	240
Count	0	1	2	3	•••	238	239	240
D/CX	0	1	1	1	•••	1	1	1
D17		0R4	1R4	2R4	•••	237R4	238R4	239R4
D16		0R3	1R3	2R3	•••	237R3	238R3	239R3
D15		0R2	1R2	2R2	•••	237R2	238R2	239R2
D14		0R1	1R1	2R1	•••	237R1	238R1	239R1
D13		0 <b>R</b> 0	1R0	2R0	•••	237R0	238R0	239R0
D12		0G5	1G5	2G5		237G5	238G5	239G5
D11		0G4	1G4	2G4		237G4	238G4	239G4
D10		0G3	1G3	2G3		237G3	238G3	239G3
D8	C7	0G2	1G2	2G2	•••	237G2	238G2	239G2
<b>D7</b>	<b>C6</b>	0G1	1G1	2G1		237G1	238G1	239G1
<b>D6</b>	C5	0G0	1G0	2G0		237G0	238G0	239G0
D5	<b>C4</b>	0B4	1B4	2B4	•••	237B4	238B4	239B4
<b>D4</b>	С3	0B3	1B3	2B3	•••	237B3	238B3	239B3
D3	<b>C2</b>	0B2	1B2	2B2	•••	237B2	238B2	239B2
D2	C1	0B1	1B1	2B1	•••	237B1	238B1	239B1
D1	C0	0B0	1B0	2B0		237B0	238B0	239B0

#### 2)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "110". 1)MDT[1:0]=00

Table23.

14510201								
Count	0	1	2	3	•••	358	359	360
D/CX	0	1	1	1	•••	1	1	1
D17		0R5	0B5	1G5	•••	238R5	238B5	239G5
D16		0R4	0B4	1G4	•••	238R4	238B4	239G4
D15		0R3	0B3	1G3	•••	238R3	238B3	239G3
D14		0R2	0B2	1G2	•••	238R2	238B2	239G2



## GC9308 Datasheet

D13		0R1	0B1	1G1	•••	238R1	238B1	239G1
D12		0R0	0B0	1G0	•••	238R0	238B0	239G0
D11								
D10								
D8	<b>C7</b>	0G5	1R5	1B5	•••	238G5	239R5	239B5
<b>D7</b>	<b>C6</b>	0G4	1R4	1B4	•••	238G4	239R4	239B4
<b>D6</b>	C5	0G3	1R3	1B3	•••	238G3	239R3	239B3
D5	C4	0G2	1R2	1B2	•••	238G2	239R2	239B2
<b>D4</b>	C3	0G1	1R1	1B1	•••	238G1	239R1	239B1
D3	<b>C2</b>	0G0	1R0	1B0	•••	238G0	239R0	239B0
D2	C1							
D1	C0							

## 2)MDT[1:0]=01

## Table24.

Count	0	1	2	3		•••	477	478	479	480
D/CX	0	1	1	1		•••	1	1	1	1
D17		0R5	0B5	1R5	1B5	•••	238R5	238B5	239R5	239B5
D16		0R4	0B4	1R4	1B4	•••	238R4	238B4	239R4	239B4
D15		0R3	0B3	1R3	1B3	•••	238R3	238B3	239R3	239B3
D14		0R2	0B2	1R2	1B2	•••	238R2	238B2	239R2	239B2
D13		0R1	0B1	1R1	1B1	•••	238R1	238B1	239R1	239B1
D12		0 <b>R</b> 0	0B0	1R0	1B0	•••	238R0	238B0	239R0	239B0
D11						•••				
D10						•••				
<b>D8</b>	<b>C7</b>	0G5		1G5		•••	238G5		239G5	
<b>D7</b>	<b>C6</b>	0G4		1G4		•••	238G4		239G4	
<b>D6</b>	<b>C5</b>	0G3		1G3		•••	238G3		239G3	
D5	C4	0G2		1G2		•••	238G2		239G2	
<b>D4</b>	<b>C3</b>	0G1		1G1		•••	238G1		239G1	
D3	<b>C2</b>	0G0		1G0		•••	238G0		239G0	
<b>D2</b>	C1					•••				
<b>D</b> 1	C0					•••				



3)MDT[1:0]=10

## Table25.

Count	0	1	2	3		•••	477	478	479	480
D/CX	0	1	1	1		•••	1	1	1	1
D17		0R5	0B1	1R5	1B1	•••	238R5	238B1	239R5	239B1
D16		0 <b>R</b> 4	0B0	1R4	1B0	•••	238R4	238B0	239R4	239B0
D15		0R3		1R3		•••	238R3		239R3	
D14		0R2		1R2		•••	238R2		239R2	
D13		0R1		1R1		•••	238R1		239R1	
D12		0 <b>R</b> 0		1R0		•••	238R0		239R0	
D11		0G5		1G5		•••	238G5		239G5	
D10		0G4		1G4		•••	238G4		239G4	
<b>D8</b>	<b>C7</b>	0G3		1G3		•••	238G3		239G3	
<b>D7</b>	<b>C6</b>	0G2		1G2		•••	238G2		239G2	
<b>D6</b>	C5	0G1		1G1		•••	238G1		239G1	
D5	C4	0G0		1G0		•••	238G0		239G0	
<b>D4</b>	С3	0B5		1B5		•••	238B5		239B5	
D3	C2	0B4		1B4		•••	238B4		239B4	
<b>D2</b>	C1	0B3		1B3		•••	238B3		239B3	
D1	C0	0B2		1B2		•••	238B2		239B2	

## 4)MDT[1:0]=11

## Table26.


Count	0	1	2	3		•••	477	478	479	480
D/CX	0	1	1	1		•••	1	1	1	1
D17			0R3		1R3	•••		238R3		239R3
D16			0R2		1R2	•••		238R2		239R2
D15			0R1		1 <b>R</b> 1	•••		238R1		239R1
D14			0 <b>R</b> 0		1R0	•••		238R0		239R0
D13			0G5		1G5	•••		238G5		239G5
D12			0G4		1G4	•••		238G4		239G4
D11			0G3		1G3	•••		238G3		239G3
D10			0G2		1G2	•••		238G2		239G2
D8	<b>C7</b>		0G1		1G1	•••		238G1		239G1
<b>D7</b>	<b>C6</b>		0G0		1G0	•••		238G0		239G0
<b>D6</b>	C5		0B5		1B5	•••		238B5		239B5
D5	<b>C4</b>		0B4		1B4	•••		238B4		239B4
<b>D4</b>	<b>C3</b>		0B3		1B3	•••		238B3		239B3
D3	<b>C2</b>		0B2		1B2	•••		238B2		239B2
D2	C1	0R5	0B1	1R5	1B1	•••	238R5	238B1	239R5	239B1
D1	C0	0R4	0B0	1R4	1B0	•••	238R4	238B0	239R4	239B0



## 4.5.7. 18-bit Parallel MCU Interface

The 8080-I system 18-bit parallel bus interface of GC9308 can be selected by setting hardware pin IM[3:0] to "0011". The following shown figure is the example of interface with 8080-I MCU system interface.

Figure 58.



Different display data format is available for one color depth only supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

#### 1) 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101". **Table27.** 

Count	0	1	2	3	•••	238	239	240
D/CX	0	1	1	1	•••	1	1	1
D17								
D16								
D15		0R4	1R4	2R4	•••	237R4	238R4	239R4
D14		0R3	1R3	2R3	•••	237R3	238R3	239R3
D13		0R2	1R2	2R2	•••	237R2	238R2	239R2
D12		0R1	1R1	2R1	•••	237R1	238R1	239R1
D11		0R0	1R0	2R0		237R0	238R0	239R0
D10		0G5	1G5	2G5		237G5	238G5	239G5
D9		0G4	1G4	2G4		237G4	238G4	239G4
D8		0G3	1G3	2G3		237G3	238G3	239G3
D7	C7	0G2	1G2	2G2		237G2	238G2	239G2
D6	<b>C6</b>	0G1	1G1	2G1		237G1	238G1	239G1
D5	C5	0G0	1G0	2G0		237G0	238G0	239G0
D4	<b>C4</b>	0B4	1B4	2B4		237B4	238B4	239B4
D3	С3	0B3	1B3	2B3		237B3	238B3	239B3
D2	C2	0B2	1B2	2B2		237B2	238B2	239B2
D1	C1	0B1	1B1	2B1		237B1	238B1	239B1
D0	C0	0B0	1B0	2B0		237B0	238B0	239B0

#### 2)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).


One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "110". **Table28.** 

#### GC9308 Datasheet

Count	0	1	2	3	•••	238	239	240
D/CX	0	1	1	1	•••	1	1	1
D17		0R5	1R5	2R5	•••	237R5	238R5	239R5
D16		0R4	1R4	2R4	•••	237R4	238R4	239R4
D15		0R3	1R3	2R3	•••	237R3	238R3	239R3
D14		0R2	1R2	2R2	•••	237R2	238R2	239R2
D13		0R1	1R1	2R1	•••	237R1	238R1	239R1
D12		0 <b>R</b> 0	1R0	2R0		237R0	238R0	239R0
D11		0G5	1G5	2G5		237G5	238G5	239G5
D10		0G4	1G4	2G4		237G4	238G4	239G4
D9		0G3	1G3	2G3		237G3	238G3	239G3
D8		0G2	1G2	2G2		237G2	238G2	239G2
D7	C7	0G1	1G1	2G1		237G1	238G1	239G1
D6	<b>C6</b>	0G0	1G0	2G0		237G0	238G0	239G0
D5	C5	0B5	1B5	2B5		237B5	238B5	239B5
D4	C4	0B4	1B4	2B4		237B4	238B4	239B4
D3	С3	0B3	1B3	2B3		237B3	238B3	239B3
D2	C2	0B2	1B2	2B2		237B2	238B2	239B2
D1	C1	0B1	1B1	2B1		237B1	238B1	239B1
D0	CO	0B0	1B0	2B0		237B0	238B0	239B0

The 8080-II system 18-bit parallel bus interface mode can be selected by settings IM [3:0] ="1010". The following shown figure is the example of interface with 8080- MCU system interface.

Figure 59.



Different display data format is available for one color depth only supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.



1)65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101". **Table29.** 

Count	0	1	2	3	•••	238	239	240
D/CX	0	1	1	1	•••	1	1	1
D17								
D16								
D15		0R4	1R4	2R4	•••	237R4	238R4	239R4
D14		0R3	1R3	2R3	•••	237R3	238R3	239R3
D13		0R2	1R2	2R2	•••	237R2	238R2	239R2
D12		0R1	1R1	2R1	•••	237R1	238R1	239R1
D11		0R0	1R0	2R0	•••	237R0	238R0	239R0
D10		0G5	1G5	2G5		237G5	238G5	239G5
D9		0G4	1G4	2G4		237G4	238G4	239G4
D8	C7	0G3	1G3	2G3		237G3	238G3	239G3
<b>D7</b>	<b>C6</b>	0G2	1G2	2G2	•••	237G2	238G2	239G2
D6	C5	0G1	1G1	2G1		237G1	238G1	239G1
<b>D5</b>	C4	0G0	1G0	2G0		237G0	238G0	239G0
D4	С3	0B4	1B4	2B4		237B4	238B4	239B4
D3	C2	0B3	1B3	2B3		237B3	238B3	239B3
D2	C1	0B2	1B2	2B2	•••	237B2	238B2	239B2
D1	C0	0B1	1B1	2B1		237B1	238B1	239B1
D0		0B0	1B0	2B0	•••	237B0	238B0	239B0

## 2)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "110". **Table30.** 

Count	0	1	2	3	•••	238	239	240
D/CX	0	1	1	1	•••	1	1	1
D17		0R5	1R5	2R5		237R5	238R5	239R5
D16		0R4	1R4	2R4		237R4	238R4	239R4
D15		0R3	1R3	2R3	•••	237R3	238R3	239R3
D14		0R2	1R2	2R2		237R2	238R2	239R2
D13		0R1	1R1	2R1		237R1	238R1	239R1
D12		0 <b>R</b> 0	1R0	2R0		237R0	238R0	239R0
D11		0G5	1G5	2G5		237G5	238G5	239G5
D10		0G4	1G4	2G4		237G4	238G4	239G4
<b>D9</b>		0G3	1G3	2G3		237G3	238G3	239G3
D8	C7	0G2	1G2	2G2		237G2	238G2	239G2
D7	<b>C6</b>	0G1	1G1	2G1		237G1	238G1	239G1
D6	C5	0G0	1G0	2G0		237G0	238G0	239G0
D5	C4	0B5	1B5	2B5		237B5	238B5	239B5



## GC9308 Datasheet


D4	С3	0B4	1B4	2B4	 237B4	238B4	239B4
D3	C2	0B3	1B3	2B3	 237B3	238B3	239B3
D2	C1	0B2	1B2	2B2	 237B2	238B2	239B2
D1	C0	0B1	1B1	2B1	 237B1	238B1	239B1
D0		0B0	1B0	2B0	 237B0	238B0	239B0



## 4.5.8. 6-bit Parallel RGB Interface

The 6-bit RGB interface is selected by setting the RIM bit to "1". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 6-bit RGB data bus (D [5:0]) according to the data enable signal (DE) when RCM [1:0] are set to "10". the valid display data is inputted in pixel unit via D [5:0] according to the VFP/VBP and HFP/HBP settings. Unused pins must be connected to GND to ensure normally operation. Registers can be set by the SPI system interface.

1)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input). Figure 60.



GC9308 has data transfer counters to count the first, second, third data transfer in 6-bit RGB interface mode. The transfer counter is always reset to the state of first data transfer on the falling edge of VSYNC. If a mismatch arises in the number of each data transfer, the counter is reset to the state of first data transfer at the start of the frame (i.e. on the falling edge of VSYNC) to restart data transfer in the correct order from the next frame. This function is expedient for moving picture display, which requires consecutive data transfer in light of minimizing effects from failed data transfer and enabling the system to return to a normal state.


Note that internal display operation is performed in units of pixels (RGB: taking 3 inputs of DOTCLK). Accordingly, the number of DOTCLK inputs in one frame period must be a multiple of 3 to complete data transfer correctly. Otherwise it will affect the display of that frame as well as the next frame.



## 4.5.9. 16-bit Parallel RGB Interface

The 16-bit RGB interface is selected by setting the DPI [2:0] bits to "101". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data is transferred to the internal GRAM in synchronization with the display operation via 16-bit RGB data bus (D[17:13] & D[11:0]) according to the data enable signal (DE). The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D[17:13] & D[11:0] according to the VFP/VBP and HFP/HBP settings. The unused D12 and D0 pins must be connected to GND for ensure normally operation. Registers can be set by the SPI system interface.

Figure 62.






## 4.5.10. 18-bit Parallel RGB Interface

The 18-bit RGB interface is selected by setting the DPI [2:0] bits to "110". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 18-bit RGB data bus (D [17:0]) according to the data enable signal (DE) when RCM [1:0] are set to "10". The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D[17:0] according to the VFP/VBP and HFP/HBP settings. Registers can be set by the SPI system interface.

#### Figure63.





# 5. Function Description

## 5.1. Display data GRAM mapping

The display data RAM stores display dots and consists of 1,382,400 bits (320x18x240 bits). There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC. There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the Frame Memory.

Every pixel (18-bit) data in GRAM is located by a (Page, Column) address (Y, X). By specifying the arbitrary window address **SC**, **EC** bits and **SP**, **EP** bits, it is possible to access the GRAM by setting RAMWR or RAMRD commands from start positions of the window address.


GRAM address for display panel position as shown in the following table **Table31.** 

(00,00)h	(00,01)h	•••••	(00, 13D)h	(00, 13E)h	(00,13F)h
(01,00)h	(01,01)h	•••••	(01, 13D)h	(01, 13E)h	(01, 13F)h
(02,00)h	(02,01)h	•••••	(02, 13D)h	(02, 13E)h	(02, 13F)h
(03,00)h	(03,01)h	•••••	(03, 13D)h	(03, 13E)h	(03, 13F)h
	•	•	•	•	•
(ED,00)h	(ED,01)h	•••••	(ED, 13D)h	(ED, 13E)h	(ED, 13F)h
(EE,00)h	(EE,01)h	•••••	(EE, 13D)h	(EE, 13E)h	(EE, 13F)h
(EF,00)h	(EF,01)h	•••••	(EF, 13D)h	(EF, 13E)h	(EF, 13F)h



# 5.2. MCU to memory write/read direction

The Counter which dictates where in the physical memory the data is to be written is controlled by "Memory Data Access Control" Command, Bits D5, D6, and D7 as described below.



D5	D6	D7	CASET			PASET		
0	0	0	Direct to Physical Column F	Pointer	Direct to Phy	sical Page Pointer		
0	0	1	Direct to Physical Column F	Pointer	Direct to (239	9-Physical Page Pointer)		
0	1	0	Direct to (319-Physical Col	umn Pointer)	Direct to Phy	sical Page Pointer		
0	1	1	Direct to (319-Physical Col	umn Pointer)	Direct to (239	9-Physical Page Pointer)		
1	0	0	Direct to Physical Page Poi	inter	Direct to Phy	sical Column Pointer		
1	0	1	Direct to (239-Physical Pag	je Pointer)	Direct to Phy	sical Column Pointer		
1	1	0	Direct to Physical Page Poi	inter	Direct to (319	9-Physical Column Pointer)		
1	1	1	Direct to (239-Physical Pag	je Pointer)	Direct to (319	9-Physical Column Pointer)		
		Col	ndition	Column	Counter	Page counter		
Whe	n RAMW	R/RAMF	RD command is accepted	Return to "Sta	rt column"	Return to "Start Page"		
	Comple	ete Pixel	Read/Write action	Increment by	1	No change		
The	Column v	/alues is	large than "End Column"	Return to "Sta	rt column"	Increment by 1		
Th	e Page c	ounter is	large than "End Page"	Return to "Sta	rt column"	Return to "Start Page"		



D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0						B0

One pixel unit represents 1 column and 1 page counter value on the Frame Memory.

Display Data Direction		IADCT aramet		Image in the Memory	Image in the Driver (Frame Memory)
Direction	MV	MX	MY	(MCU)	image in the Driver (Frame Memory)
Normal	0	0	0	B	Memory(0,0)   B   Counter(0,0)   E
Y-Mirror	0	0	1	B	Memory(0,0)  Counter(0,0)
X-Mirror	0	1	0	B	Memory(0,0) B Counter(0,0)
X-Mirror Y-Mirror	0	1	1	B	Memory(0,0)  E  Counter(0,0)
X-Y Exchange	1	0	0	B	Memor(0,0)    Counter(0,0)
X-Y Exchange Y-Mirror	1	0	1	B	Memory(0,0)
X-Y Exchange X-Mirror	1	1	0	B	Memory(0,0) Counter(0,0)
X-Y Exchange X-Mirror Y-Mirror	1	1	1	B	Memory(0,0)




## 5.3. GRAM to display address mapping

By setting the SS, the relation between the source output channel and the GRAM address can be changed as reverse display. By setting the GS, the relation between the gate output channel and the GRAM address can be changed as reverse display. By setting the BGR, the relation between the source output channel and the <R>, <G>, <B> dot allocation can be reversed for different LCD color filter arrangement.

The following Tables show relations among the GRAM data allocation, the source output channel, and the R, G, B dot allocation.

GRAM X address and display panel position:

GC9308 supports three kinds of display mode: one is Normal Display Mode, the other is Partial Display Mode, and Scrolling Display Mode.





## 5.3.1. Normal display on or partial mode on, vertical scroll off

In this mode, content of the frame memory within an area where column pointer is 0000h to 013Fh and page pointer is 0000h to 00EFh is displayed.


To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0,0) Figure 66.







## 5.3.2. Vertical scroll display mode

When setting R37h, the scrolling display mode is active, and the vertical scrolling display is specified by **TFA**, **VSA**, **BFA** bits (R33h) and **VSP** bits (R37h).







Note: When Vertical Scrolling Definition Parameters (TFA+VSA+BFA) ≠ 240, Scrolling Mode is undefined.




## 5.3.3. Updating order on display active area in RGB interface mode


There is defined different kind of updating orders for display in RGB interface mode (**RCM** [1:0] =  $^{\circ}1x^{\circ}$ ).

These updating are controlled by **MY** and **MX** bits. Data streaming direction from the host to the display is described in the following figure.


Figure 74.



Updating order when MY = '0' and MX = '0' Figure 75.




Updating order when MY = '0' and MX = '1' Figure 76.




Updating order when MY = '1' and MX = '0' Figure 77.





Updating order when MY = '1' and MX = '1' Figure 78.



Rules for updating order on display active area in RGB interface display mode: Table 37.

Condition	Horizontal Counter	Vertical Counter
An active VS signal is received	Return to 0	Return to 0
Single Pixel information of the active area is received	Increment by 1	No change
An active HS signal between two active area lines	Return to 0	Increment by 1
The Horizontal counter value is larger than X and the Vertical counter value is larger than Y	Return to 0 "Start Column"	Return to "Start Page"

Note: Pixel order is RGB on the display.




## 5.4. Tearing effect output line

The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect signal is defined by the parameter of the Tearing Effect Line On command. The signal can be used by the MPU to synchronize Frame Memory Writing when displaying video images.

## 5.4.1. Tearing effect line modes

**Mode 1**, The Tearing Effect Output signal consists of V-Blanking Information only: **Figure 79.** 



tVdh= The LCD display is not updated from the Frame Memory

**tvdl** = The LCD display is updated from the Frame Memory (except Invisible Line – see below)

**Mode 2**, The Tearing Effect Output signal consists of V-Blanking and H-Blanking Information, there is one V-sync and 240 H-sync pulses per field. **Figure 80**.



thdh= The LCD display is not updated from the Frame Memory


**thdl**= The LCD display is updated from the Frame Memory (except Invisible Line – see above)



## 5.4.2. Tearing effect line timing

The Tearing Effect signal is described below.

#### Figure81.




Idle Mode Off (Frame Rate = 60 Hz)

Table38.

Crombal	Donometer			Degamination	
Symbol	Parameter	Min.	Max.	Unit	Description
tvdl	Vertical Timing Low	TBD	_	ms	_
ιναι	Duration	TDD	_	1113	_
tvdh	Vertical Timing High Duration	1000	-	us	-
thdl	Horizontal Timing Low	TBD		110	
ulul	Duration	IBD	-	us	-
thdh	Horizontal Timing High	TBD	500		
uidii	Duration	IBD	300	us	_

**Note:** Idle Mode Off (Frame Rate = 60 Hz), The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.

Figure82.



The Tearing Effect Output Line is fed back to the MCU and should be used to avoid Tearing Effect.



#### 5.5. Source driver

The GC9308 contains a 960 channels of source driver (S1~S960) which is used for driving the source line of TFT LCD panel. The source driver converts the digital data from GRAM into the analog voltage for 960 channels and generates corresponding

gray scale voltage output, which can realize a 262K colors display simultaneously. Since the output circuit of this source driver incorporates an operational amplifier, a positive and a negative voltage can be alternately outputted from each channel.

## 5.6. Gate driver

The GC9308 contains a 240 gate channels of gate driver (G1~G240) which is used for driving the gate. The gate driver level is VGH when scan some line, VGL the other lines.




## 5.7. Scan mode setting

**GS:** Sets the direction of scan by the gate driver, The scan direction determined by GS = 0 can be reversed by setting GS = 1.

**SM:** Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for the module.

Table39.






## 5.8. LCD power generation circuit

## 5.8.1. Power supply circuit

The power circuit of GC9308 is used to generate supply voltages for LCD panel driving. **Figure83.** 






# **5.8.2.** LCD power generation scheme

The boost voltage generated is shown as below.

#### Figure84.



LCD power generation scheme



## 5.9. Gamma Correction

GC9308 incorporates the  $\gamma$ -correction function to display 262,144 colors for the LCD panel. The  $\gamma$ -correction is performed with 3 groups of registers determining eight reference grayscale levels, which are gradient adjustment, amplitude adjustment and fine-adjustment registers for positive and negative polarities, to make GC9308 available with liquid crystal panels of various characteristics.

#### Figure85.





Figure86.






**Grayscale Voltage Generation** 


#### Figure 87. Dot inversion





Relationship between Source Output and VCOM

Figure88.





#### **5.10.** Power Level Definition

#### 5.10.1. Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

1. Normal Mode On (full display), Idle Mode Off, Sleep Out.

In this mode, the display is able to show maximum 262,144 colors.

2. Partial Mode On, Idle Mode Off, Sleep Out.

In this mode part of the display is used with maximum 262,144 colors.

3. Normal Mode On (full display), Idle Mode On, Sleep Out.

In this mode, the full display area is used but with 8 colors.

4. Partial Mode On, Idle Mode On, Sleep Out.

In this mode, part of the display is used but with 8 colors.

5. Sleep In Mode.

In this mode, the DC: DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with IOVCC power supply. Contents of the memory are safe.

6. Power Off Mode.


In this mode, both VCI and IOVCC are removed.

Note1: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.



## 5.10.2. Power Flow Chart

#### Figure89.



Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.

Note 2: There is not any limitation, which is not specified by User, when there is changing from one power mode to another power mode.




## 5.10.3.Brightness control block

There is an external output signal from brightness block, LEDPWM to control the LED driver IC in order to control display brightness.

There are resister bits, DBV[7:0] of R51h, for display brightness of manual brightness setting. The LEDPWM duty is calculated as DBV[7:0]/255 x period (affected by OSC frequency).

For example: LEDPWM period = 3ms, and DBV[7:0] = '200DEC'. Then LEDPWM duty = 200 / 255=78.1%. Correspond to the LEDPWM period = 3 ms, the high-level of LEDPWM (high effective) = 2.344ms, and the low-level of LEDPWM = 0.656ms.

#### Figure 90.



LEDPWM output duty



# 5.11. Input/output pin state

## 5.11.1. Output pins

#### Table40.

Output or Bi-directional pins	After Power On	After Hardware Reset
DB17 to DB0 (Output driver)	High-Z (Inactive)	High-Z (Inactive )
SDA	High-Z (Inactive)	High-Z (Inactive)
SDO	High-Z (Inactive)	High-Z (Inactive)
TE	Low	Low
LEDPWM	Low	Low

Characteristics of output pins

# **5.11.2. Input pins**

Table41.

Input	During Power	After	After Hardware	During Power
pins	On Process	Power On	Reset	Off Process
RESX	Input valid	Input valid	Input valid	Input valid
CSX	Input invalid	Input valid	Input valid	Input invalid
WRX	Input invalid	Input valid	Input valid	Input invalid
RDX	Input invalid	Input valid	Input valid	Input invalid
D/CX	Input invalid	Input valid	Input valid	Input invalid
SDA	Input invalid	Input valid	Input valid	Input invalid
VSYNC	Input invalid	Input valid	Input valid	Input invalid
HSYNC	Input invalid	Input valid	Input valid	Input invalid
DE	Input invalid	Input valid	Input valid	Input invalid
DOTCLK	Input invalid	Input valid	Input valid	Input invalid
D[17:0]	Input invalid	Input valid	Input valid	Input invalid
IM[3:0]	Input invalid	Input valid	Input valid	Input invalid

Characteristics of input pins



# 6. Command

## 6.1. Command List

				Regu	lative	Comm	and Set						
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	0	1	1	XX	0	0	0	0	0	1	0	0	04h
Read Display	1	1	1	XX	X	X	X	X	X	X	X	X	XX
Identification	1	1	1	XX		l		ID_1	[7:0]		I		00
Information 2	1	1	1	XX				ID_2	[7:0]				93
	1	1	1	XX				ID_3	[7:0]				08
	0	1	1	XX	0	0	0	0	1	0	0	1	09h
	1	1	1	XX	X	X	X	X	X	X	X	X	XX
Read Display	1	1	1	XX			D[3	31:25]				X	00
Status	1	1	1	XX	X		D[22:20]			D[1	9:16]		61
	1	1	1	XX	X	X	X	X	X		D[10	:8]	00
	1	1	1	XX		D[7:	5]	X	X	X	X	X	00
Enter Sleep Mode	0	1	<b>↑</b>	XX	0	0	0	1	0	0	0	0	10h
Sleep OUT	0	1	1	XX	0	0	0	1	0	0	0	1	11h
Partial Mode ON	0	1	1	XX	0	0	0	1	0	0	1	0	12h
Normal Display Mode ON	0	1	1	XX	0	0	0	1	0	0	1	1	13h
Display Inversion OFF	0	1	1	XX	0	0	1	0	0	0	0	0	20h
Display Inversion ON	0	1	1	XX	0	0	1	0	0	0	0	1	21h
Display OFF	0	1	1	XX	0	0	1	0	1	0	0	0	28h
Display ON	0	1	<b>↑</b>	XX	0	0	1	0	1	0	0	1	29h
	0	1	1	XX	0	0	1	0	1	0	1	0	2Ah
Column	1	1	1	XX				SC[1	5:8]				00
Address Set	1	1	1	XX				SC[	7:0]				00
11001000 001	1	1	1	XX				EC[1	5:8]				01
	1	1	1	XX		ı	T	EC[	7:0]		ı	T	3Fh
	0	1	1	XX	0	0	1	0	1	0	1	1	2Bh
Page Address	1	1	1	XX	SP[15:8]							00	
Set	1	1	1	XX				SP[					00
	1	1	1	XX				EP[1	5:8]				00h



UC9308 Datas	SHECT												
	1	1	1	XX				EP[	7:0]				EFh
Mamagra Writa	0	1	1	XX	0	0	1	0	1	1	0	0	2Ch
Memory Write	1	1	1				D	[17:0]					XX
	0	1	1	XX	0	0 0 1 1 0 0 0 0							30h
	1	1	1	XX				SR[]	[5:8]				00
Partial Area	1	1	1	XX				SR[	7:0]				00
	1	1	1	XX				ER[	15:8]				00
	1	1	1	XX				ER[	7:0]				EF
	0	1	1	XX	0	0	1	1	0	0	1	1	33h
Vertical	1	1	1	XX				TFA[	15:8]				00
Scrolling	1	1	1	XX				TFA	[7:0]				00
Definition	1	1	1	XX				VSA	[15:8]				00
	1	1	1	XX				VSA	[7:0]				F0
Tearing Effect Line OFF	0	1	1	XX	0	0	1	1	0	1	0	0	34h
Tearing Effect	0	1	1	XX	0	0	1	1	0	1	0	1	35h
Line ON	1	1	1	XX	X	X	X	X	X	X	X	M	00
Memory	0	1	1	XX	0	0	1	1	0	1	1	0	36h
Access Control	1	1	1	XX	MY	MX	MV	ML	BGR	MH	X	X	00
Vertical	0	1	1	XX	0	0	1	1	0	1	1	1	37h
Scrolling Start	1	1	1	XX				VSP[	15:8]				00
Address	1	1	1	XX				VSP	[7:0]				00
Idle Mode OFF	0	1	1	XX	0	0	1	1	1	0	0	0	38h
Idle Mode ON	0	1	1	XX	0	0	1	1	1	0	0	1	39h
Pixel Format	0	1	1	XX	0	0	1	1	1	0	1	0	3Ah
Set	1	1	1	XX	X		DPI[2:0]		X		DBI[2	2:0]	66
Write Memory	0	1	1	XX	0	0	1	1	1	1	0	0	3Ch
Continue	1	1	1				D	[17:0]					XX
~ -	0	1	1	XX	0	1	0	0	0	1	0	0	44h
Set Tear Scanline	1	1	1	XX	X	X	X	X	X	X	X	STS[8]	00
Scannie	1	1	1	XX			L	STS	[7:0]		<u>I</u>	<u> </u>	00
	0	1	<u> </u>	XX	0	1	0	0	0	1	0	1	45h
	1	1	1	XX	X	X	X	X	X	X	X	X	XX
Get Scanline	1	1	1	XX	X	X	X	X	X	X	X	GTS [8]	00
	1	1	1	XX		1	<u> </u>	GTS	[7:0]	1	I.		00
Write Display	0	1	1	XX	0	1	0	1	0	0	0	1	51h
Brightness	1	1	1	XX		•	·	DBV	[7:0]				00
Write CTRL	0	1	1	XX	0	1	0	1	0	0	1	1	53h
Display	1	1	1	XX	X	X	BCTRL	X	DD	BL	X	X	00
Read ID1	0	1	1	XX	1	1	0	1	1	0	1	0	DAh
	_	_			_	_		_	_	_	_	_	



	1	1	1	XX	X	X	X	X	X	X	X	X	XX
	1	1	1	XX			LCD Mo	dule /	Driver l	D [7:0	]		00
	0	1	1	XX	1	1	0	1	1	0	1	1	DBh
Read ID2	1	1	1	XX	X	X	X	X	X	X	X	X	XX
	1	1	1	XX			LCD Mo	dule /	Driver 1	D [7:0	]		93
	0	1	1	XX	1	1	0	1	1	1	0	0	DCh
Read ID3	1	1	1	XX	X	X	X	X	X	X	X	X	XX
	1	1	1	XX			LCD Mo	dule /	Driver 1	D [7:0	]		08



					Extended	Comm	and Se	et					
Comman d Function	D/C X	RD X	WR X	D17 -8	D7	D6	D5	D4	D3	D2	D1	D0	HE X
RGB	0	1	1	XX	1	0	1	1	0	0	0	0	B0h
Interface Signal Control	1	1	1	XX	X	RCM	1[1:0 ]	X	VSP L	HSP L	DP L	EPL	01
D1 1'	0	1	1	XX	1	0	1	1	0	1	0	1	B5h
Blanking	1	1	1	XX	0	0	0	0		VFP[3	3:0]		08
Porch Control	1	1	1	XX	0	VBP[6:0]					02		
Collifor	1	1	1	XX	0	0	0 0 HBP[4:0]					14	
	0	1	1	XX	1	0	1	1	0	1	1	0	В6
Display	1	1	1	XX	X	X	X	X	X	X	X	X	00
Function Control	1	1	1	XX	X	GS	SS	S M	X	X	X	X	00
	1	1	1	XX	X	X			NL	[5:0]			1D
TE	0	1	1	XX	1	0	1	1	1	0	1	0	BAh
Control	1	1	1	XX	te_pol			1	te_width	[6:0]			00
Interface	0	1	1	XX	1	1	1	1	0	1	1	0	F6h
Control	1	1	1	XX	1	1	0	0	DM	[1:0]	RM	RI M	C0

					Int	er Con	nmand	Set					
Command	D/C	RD	WR	D17	D7	D6	D5	D4	D3	D2	D1	D0	HE
Function	X	X	X	-8									X
Power	0	1	<b>1</b>	XX	1	1	0	0	0	0	0	1	C1
Criterion				7171		1		O		Ů		1	h
Control	1	1	<b>↑</b>	XX	0	0	0	0	0	0	vcire	0	00
Vcore	0	1	1	XX	1	0 1 0 0 1 1 1							A7
voltage	U	1	l	ΛΛ	1	U	1	U	0	1	1	1	h
Control	1	1	1	XX	0	1 0 0 vdd_ad[3:0]							48
Vreg1a	0	1		XX	1	1	0	0	0	0	1	1	C3
voltage	U	1	1	ΛΛ	1	1	U	0	U	U	1	1	h
Control	1	1	1	XX	0				vreg1_vb	p_d[6:	0]		3C
Vreg1b	0	1		vv	1	1	0	0	0	1	0	0	C4
voltage	U	1	1	XX	1	1	U	U	U	1	U	U	h
Control	1	1	1	XX	0				vreg1_vb	n_d[6:	0]		3C
Vreg2a	0	1		WW	1	1	0	0	1	0	0	1	C9
voltage	0	1	1	XX	1	1	0	0	1	0	0	1	h
Control	1	1	1	XX	0	0			V	rh[5:0]	]		28
Frame Rate	0	1	1	XX	1	0 1 0 1 0 0							



													h	
	1	1	1	XX	0	D	INV[2	:0]	<u> </u>		TN1[3:0]		11	
	1	1	1	XX		ı	ı	ı	RTN2[7:	0]	1	ı	40	
SPI 2data	0	1	<b>↑</b>	XX	1	1	1	0	1	0	0	1	E9 h	
control	1	1	1	XX					2data_ en		2data_md	t	00	
Charge	0	1	<b>↑</b>	XX	1	1	1	0	1	1	0	0	EC h	
Pump Frequent	1	1	1	XX		avdd	l_clk_a 0]	nd[2:		8	rvee_clk_ad[	[2:0]	33	
Control	1	1	<b>1</b>	XX		vcl_clk_ad[2:0]						2:01	02	
	1	1	<u></u>	XX	V	vgh_clk_ad[3:0]						2.01	88	
Inner	1		ı	7171	* * *	511_CIN.		<u> </u>		vgi_cik_ad[5.0]				
register enable 1	0	1	1	XX	1	1	1	1	1	1	1	0	FE h	
Inner register enable 2	0	1	1	XX	1	1	1	0	1	1	1	1	EF h	
	0	1	1	XX	1	1	1	1	0	0	0	0	F0h	
	1	1	1	XX	dig2g dig2j 1:0]				dig2ga	m_vr1	_n[5:0]		80	
SET_GAM MA1	1	1	1	XX	dig2g dig2j 1:0]				dig2ga	m_vr2	_n[5:0]		03	
	1	1	1	XX	0	0	0		dig2	2gam_	vr4_n[4:0]		08	
	1	1	1	XX	0	0	0		dig2	2gam_	vr6_n[4:0]		06	
	1	1	1	XX	di	g2gan	_vr0_1	n[3:0]		dig2g	am_vr13_n[	3:0]	05	
	1	1	1	XX	0			di	ig2gam_v	r20_n	[6:0]		2B	
	0	1	1	XX	1	1	1	1	0	0	0	1	F1h	
	1	1	1	XX	0			di	ig2gam_v	r43_n	[6:0]		41	
GET GAM	1	1	1	XX	dig2g [2:0]	gam_vi	:27_n		dig2	gam_v	vr57_n[4:0]		97	
SET_GAM MA2	1	1	<b>↑</b>	XX	dig2g [2:0]	dig2gam_vr36_n						98		
	1	1	<b>↑</b>	XX	0	0 dig2gam_vr61_n[5:0]						13		
	1	1	1	XX	0	0 dig2gam_vr62_n[5:0]						17		
	1	1	1	XX	dig	2gam_	vr50_1	n[3:0]			nm_vr63_n[3	3:0]	CD	
	0	1	1	XX	1						0	F2h		
SET_GAM MA3	1	1	1	XX	dig2gam_ XX dig2j0_p[ dig2gam_vr1_p[5:0] 1:0]					40				



	1	1	1	XX		dig2gam_ dig2j1_p[ dig2gam_vr2_p[5:0] 1:0]							03
	1	1	1	XX	0	0	0		C	lig2gam_	vr4_p[4:0]		08
	1	1	1	XX	0	0	0		C	lig2gam_	vr6_p[4:0]		0B
	1	1	1	XX	dig2g	gam_vi	r0_p[3:	0]		dig2gar	n_vr13_p[3:	0]	08
	1	1	1	XX	0							2E	
	0	1	1	XX	1	1 1 1 0 0 1 1							F3h
	1	1	1	XX	0			di	ig2gan	n_vr43_p	[6:0]		3F
CET CAM	1	1	1	XX	dig2g [2:0]	gam_vı	r27_p		d	ig2gam_v	vr57_p[4:0]		98
SET_GAM MA4	1	1	1	XX	dig2g [2:0]	gam_vi	r36_p		d	ig2gam_v	vr59_p[4:0]		B4
	1	1	1	XX	( 0 0 dig2gam_vr61_p[5:0]							14	
	1	1	1	XX	0	0			dig2	gam_vr62	2_p[5:0]		18
	1	1	1	XX	dig2gam_vr50_p[3:0] dig2gam_vr63_p[3:0]						CD		



# 6.2. Description of Level 1 Command

# 6.2.1. Read display identification information (04h)

04h		Read display identification information 2													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	$\uparrow$	XX	0	0	0	0	0	1	0	0	04h		
1 <sup>st</sup>	1	$\uparrow$	1	XX	X	X	X	X	X	X	X	X	X		
Parameter	1														
2 <sup>nd</sup>	1	<b>↑</b>	1	XX				ID_	_1[7:0]				00		
Parameter	1														
3 <sup>rd</sup>	1	$\uparrow$	1	XX				ID_	_2[7:0]				93		
Parameter	1														
4 <sup>th</sup>	1	$\uparrow$	1	XX				ID_	_3[7:0]				08		
Parameter															
		-	te returns 24 bits display identification information.												
		-	meter is dummy data.												
Description		•	meter (ID2_1 [7:0]): LCD module's manufacturer ID. neter (ID2_2 [7:0]): LCD module/driver version ID.												
										).					
	The 4th	parame	eter (ID2	2_3 [7:0])	: LCD	modu	ıle/driv	er ID.							
Restriction															
					S	tatus				A	vailabi	lity			
			Normal	Mode O	n, Idle	Mode	Off, S	leep (	Out		Yes				
Register			Normal	Mode O	n, Idle	Mode	On, S	leep (	Out		Yes				
Availability			Partial	Mode On	, Idle	Mode	Off, Sl	leep C	ut		Yes				
			Partial	Mode Or	ı, Idle	Mode	On, Sl	еер О	ut		Yes				
					Sleep	In					Yes				
					Status	3				Defa	ult Va	lue			
Default				Power	On Se	quenc	ee			24']	h00930	)8			
Deraun				S	W Res	set				24']	h00930	)8			
				Н	IW Re	set				24']	h00930	)8			
Flow Chart															



# RDDIDIF(04) RDDIDIF(04) Host Parameter Driver Display Action Action Mode Sequential transfer



# 6.2.2. Read Display Status (09h)

09h					Re	ead Di	splay S	Status					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	XX	0	0	0	0	1	0	0	1	09h
1 <sup>st</sup> Parameter	1	1	1	XX	X	X X X X X X X X							X
2 <sup>nd</sup> Parameter	1	1	1	XX			Ι	)[31:2	5]			X	00
3 <sup>rd</sup> Parameter	1	1	1	XX	0	Ι	<b>)</b> [22:20	)]		D[1	9:16]		61
4 <sup>th</sup> Parameter	1	1	1	XX	0 0 0 0 0 D[10:8]							00	
5 <sup>th</sup> Parameter	1	1	1	XX	D[7:5] 0 0 0 0 0						0	00	

This command indicates the current status of the display as described in the table below:

		Bit	Description	Value	Status
		D31	Booster voltage	О	Booster OFF
		D31	status	1	Booster ON
		D20	D 11 1	О	Top to Bottom (When MADCTL B7='0')
		D30	Row address order	1	Bottom to Top (When MADCTL B7='1')
			Column oddroso	О	Left to Right (When MADCTL B6='0').
		D29	Column address order	1	Right to Left (When MADCTL B6='1').
		D28	Row/column	О	Normal Mode (When MADCTL B5='0').
<b>D</b>		D28	exchange	1	Reverse Mode (When MADCTL B5='1').
Description		D27	V	О	LCD Refresh Top to BoUom (When MADCTL B4='0')
		D27	Vertical refresh	1	LCD Refresh BoUom to Top (When MADCTL B4='1').
		D26	RGB/BGR order	O	RGB (When MADCTL B3='0')
		D26	RGB/BGR order	1	BGR (When MADCTL B3='1')
		D25	Horizontal refresh	О	LCD Refresh Left to Right (When MADCTL B2='0')
		D25	order	1	LCD Refresh Right to Left (When MADCTL B2='1')
		D24	Not used	O	-
			Not used	O	-
				101	16-bit/pixel
		D21	Interface color pixel format definition	110	18-bit/pixel
		D20		110	10-010 pixei






		D.10	1. 1. 0.V/OFF	О	Idle	Mode OFF			
		D19	Idle mode ON/OFF	1	Idle	e Mode ON			
		D10	Partial mode	О	Partia	al Mode OFF			
		D18	ON/OFF	1	Parti	al Mode ON			
		D17	C1 IN/OUT	О	Slee	ep IN Mode			
		D17	Sleep IN/OUT	1	Sleep	OUT Mode			
		D16	Display normal	О	Display N	ormal Mode OFF.			
		D10	mode ON/OFF	1	Display N	Normal Mode ON.			
		D15	Vertical scrolling status	О	O Scroll OFF				
		D14	Not used	0		-			
		D13	Inversion status	0	Not defined				
		D12	All pixel ON	0	N	ot defined			
		D11	All pixel OFF	О	N	ot defined			
		D10	Display ON/OFF	О					
		D10	Display ON/ON	1	Dis	splay is ON			
		D9	Tearing effect line	О	Tearing	Effect Line OFF			
		D)	ON/OFF	1	Teari	Tearing Effect ON			
			Tearing effect line	0	Mode 1,	V-Blanking only			
		D5	mode	1		oth H-Blanking and -Blanking			
		D4	Not used	0		-			
		D3	Not used	О		-			
		D2	Not used	О		-			
		D1	Not used	О		-			
		D0	Not used	0		-			
Restriction									
		_		atus		Availability			
Register			Normal Mode On, Idle N			Yes			
Availability	Partial Mode On, Idle Partial Mode On, Idle				-	Yes			
	Partia				, Sleep Out	Yes			
	Sleep			ın		Yes			



# 6.2.3. Enter Sleep Mode (10h)

10h		Enter Sleep Mode													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	0	1	0	0	0	0	10h		
Parameter						No Pa	aramete	er							
Description	this moscanning  MCU i  X = Do  This co	This command causes the LCD module to enter the minimum power consumption mode. In this mode e.g. the DC/DC converter is stopped, Internal oscillator is stopped, and panel scanning is stopped  Out  Blank  STOP  MCU interface and memory are still working and the memory keeps its contents.  X = Don't care  This command has no effect when module is already in sleep in mode. Sleep In Mode can only be left by the Sleep Out Command (11h). It will be necessary to wait 5msec before													
Restriction	sending stabiliz	• • •													
					S	tatus				A	vailab	ility			
			Normal	Mode O	n, Idle	Mode	Off, S	leep (	Out		Yes				
Register			Normal	Mode O	n, Idle	Mode	On, S	leep (	Out		Yes				
Availability			Partial	Mode Or	, Idle	Mode	Off, S	leep C	Out		Yes				
			Partial	Mode Or	ı, Idle	Mode	On, Sl	eep O	ut		Yes				
					Sleep	o In					Yes				
Default		Status Default Value Power On Sequence Sleep IN Mode SW Reset Sleep IN Mode HW Reset Sleep IN Mode													








# **6.2.4. Sleep Out Mode (11h)**

11h		Sleep Out Mode												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	0	0	1	0	0	0	1	11h	
Parameter						No Pa	aramete	er						
Description				f sleep m		1	:11.40	i		d	1	.i i	utomto d	
Description		n't care		enabled	, men	iai osc	mator	is stai	teu, an	u pane	i scaiii	inig is s	started.	
Restriction	This co can onl sending stabiliz register image display functio	This command has no effect when module is already in sleep out mode. Sleep Out Mode can only be left by the Sleep In Command (10h). It will be necessary to wait 5msec before sending next command, this is to allow time for the supply voltages and clock circuits stabilize. The display module loads all display supplier's factory default values to the registers during this 5msec and there cannot be any abnormal visual effect on the display mage if factory default and register values are same when this load is done and when the display module is already Sleep Out —mode. The display module is doing self-diagnostic functions during this 5msec. It will be necessary to wait 120msec after sending Sleep In command (when in Sleep Out mode) before Sleep Out command can be sent.												
					S	tatus				Λ	vailab	ility		
			Normal	Mode O			Off S	leen (	Dut	A	Yes			
Register				Mode O							Yes			
Availability				Mode Or							Yes			
·				Mode Or							Yes			
					Sleep	In					Yes			
					Status	S				Defa	ult Va	lue		
Default				Power	On Se	equenc	ce			Sleep	IN M	lode		
Detauit	SW Reset Sleep IN Mode													
	HW Reset Sleep IN Mode													







# **6.2.5. Partial Mode ON (12h)**

12h		Partial Mode ON												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	<b>↑</b>	XX	0	0	0	1	0	0	1	0	12h	
Parameter						No P	aramet	er						
	This co	mmand	turns o	n partial	mode	The p	artial 1	node	window	is de	scribed	l by the	Partial	
Description	Area co	ommand	(30H).	To leave	Partial	mode	, the N	ormal	Displa	y Mod	e On c	omman	d (13H)	
Description	should	be writt	en.											
	X = Do	n't care												
Restriction	This co	mmand	has no e	effect who	en Part	ial mo	de is a	ctive.						
		Status Availability												
		Normal Mode On, Idle Mode Off, Sleep Out Yes												
Register		No	rmal Mo	de On, Io	ile Mo	de On	, Sleep	Out			Yes			
Availability		Pai	rtial Mod	de On, Id	le Mod	le Off	, Sleep	Out			Yes			
		Pa	rtial Mo	de On, Id	le Mod	le On,	Sleep	Out			Yes			
				Sle	eep In						Yes			
				S	tatus					De	fault V	alue		
Default				Power C	n Sequ	ience			No	ormal I	Display	Mode	ON	
Detault				SW	Reset				]	Norma	l Displ	ay Mod	e	
		HW Reset Normal Display Mode ON											ON	
Flow Chart	See Partial Area (30h)													



## 6.2.6. Normal Display Mode ON (13h)

13h					Norm	al Dis	play M	Iode C	N						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	0	1	0	0	1	1	13h		
Parameter						No P	aramet	er							
	This co	mmand	returns	the displa	y to no	ormal	mode.								
Description	Normal	l display	mode o	n means	Partial	mode	off.								
Description	Exit fro	m NOR	ON by t	the Partia	l mode	On c	ommar	nd (12)	h)						
	X = Do	n't care													
Restriction	This co	mmand	has no e	effect wh	en Nor	mal D	isplay	mode	is activ	e.					
		Status Availability													
		Normal Mode On, Idle Mode Off, Sleep Out Yes													
Register		No	rmal Mo	de On, Io	ile Mo	de On	, Sleep	Out			Yes				
Availability		Pa	rtial Mo	de On, Id	le Mod	le Off	, Sleep	Out			Yes				
		Pa	rtial Mo	de On, Id	le Mod	le On,	Sleep	Out			Yes				
				Sl	eep In						Yes				
				S	tatus					De	fault V	alue			
Default				Power C	n Sequ	ience			No	ormal I	Display	Mode	ON		
Default				SW	Reset				]	Norma	l Displ	ay Mod	e		
				HW	/ Reset	-			No	ormal I	Display	Mode	ON		
Flow Chart	See Par	tial Are	a (30h)												



# **6.2.7. Display Inversion OFF (20h)**

20h					Dis	play Ir	iversio	n OFF	7							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	1	XX	0	0	1	0	0	0	0	0	20h			
Parameter						No P	aramet	er								
Description	This co	mmand	makes r doesn't	to recove no change change a nemory	of the	conte	nt of fi		nemory	7.	el					
Restriction	+	X = Don't care This command has no effect when module already is inversion OFF mode.														
Register Availability		Status Availability  Normal Mode On, Idle Mode Off, Sleep Out Yes  Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes														
Default				Power O	tatus on Sequ Reset				]	Display Display	y Inver	Value sion OF sion OF sion OF	F			
Flow Chart				Display Inver	FF(20h)			Pro A	ommand  Display  ction  fode							



# 6.2.8. Display Inversion ON (21h)

21h					Dis	play I	nversio	on ON							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	1	0	0	0	0	1	21h		
Parameter						No P	aramet	er							
	This co	mmand	is used	to enter i	nto disp	play ir	versio	n mod	e.						
	This co	mmand	makes 1	no change	e of the	e conte	ent of f	frame 1	memor	y. Eve	ry bit i	s inverte	ed from		
	the fran	ne mem	ory to th	e display											
	This co	mmand	doesn't	change a	ny oth	er stati	us.								
	To exi	t Displa	y inver	sion mod	le, the	Disp	lay inv	versior	o OFF	comm	and (2	20h) sho	ould be		
	written														
Description				memory		1			Display	Panel	_				
		X = Don't care  This command has no effect when module already is inversion QN mode.													
	X = Dc														
Restriction	This co	his command has no effect when module already is inversion ON mode.													
		·													
					Status	S				A	vailabi	ility			
		No	rmal Mo	de On, Io	lle Mo	de Off	, Sleep	Out			Yes				
Register		No	rmal Mo	de On, Io	ile Mo	de On	, Sleep	Out			Yes				
Availability		Pa	rtial Mo	de On, Id	le Mod	le Off,	Sleep	Out			Yes				
		Pa	rtial Mo	de On, Id	le Mod	le On,	Sleep	Out			Yes				
				Slo	eep In						Yes				
				S	tatus					De	fault V	<sup>7</sup> alue			
Default				Power C	n Sequ	ience			I	Display	Inver	sion OF	F		
Belault				SW	Reset				I	Display	Inver	sion OF	F		
				HW	Reset	-			I	Display	Inver	sion OF	F		
Flow Chart				Display Inversio	(21h)	)			Command  Parameter  Display  Action  Mode	77					



# **6.2.9. Display OFF (28h)**

28h						Disp	lay OF	F								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	1	XX	0	0	1	0	1	0	0	0	28h			
Parameter						No P	aramet	er								
	This co	ommand	l is used	to enter	into I	OISPL	AY O	FF mo	ode. In	this n	node, tl	he outp	ut from			
	Frame	Memory	y is disat	oled and b	olank p	age in	serted.									
	This co	mmand	makes r	o change	e of cor	ntents	of fran	ne mer	nory.							
				t change	-											
	There v	will be n	o abnori	mal visib	le effec	ct on tl	ne disp	lay.								
Description	X = Do	on't care		memory			N	>	Display							
Restriction				effect who	en mod	lule is	alread	y in di	splay o	ff mod	le.					
		This command has no effect when module is already in display off mode.  Status Availability														
		No	rmal Mo	de On, Id	lle Mo	de Off	, Sleep	Out			Yes					
Register		No	rmal Mo	de On, Io	ile Mo	de On	, Sleep	Out			Yes					
Availability		Pa	rtial Mo	de On, Id	le Mod	le Off,	Sleep	Out			Yes					
		Pa	rtial Mo	de On, Id	le Mod	le On,	Sleep	Out			Yes					
				Sle	eep In						Yes					
				S	tatus					De	efault V	value				
				Power C		ience					isplay (					
Default					Reset						isplay (					
					/ Reset						isplay (					
		1							ı		·					
Flow Chart				Display Or DISPOF	F(28h)				Command  Parameter  Display  Action  Mode  uential transfer	77						




# **6.2.10. Display ON (29h)**

29h						Disp	olay Ol	V								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	1	XX	0	0	1	0	1	0	0	1	29h			
Parameter						No P	aramet	er								
Description	Memor This co This co	y is ena mmand	bled. makes r does no	d to reco	e of cor any otl	ntents	of fran				tput fi	rom the	Frame			
Restriction				effect who	en moo	Inle is	alread	v in di	snlav o	n mod	e					
Register Availability		This command has no effect when module is already in display on mode.  Status Availability  Normal Mode On, Idle Mode Off, Sleep Out Yes  Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes														
Default				Power C	tatus On Sequ V Reset					D:	efault V isplay ( isplay ( isplay (	OFF OFF				
Flow Chart				Display Off M  DISPON(2  Display ON I	29h)				Command  Parameter  Display  Action  Mode							



## 6.2.11. Column Address Set (2Ah)

2Ah						Column	n Addres	s Set							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	1	0	1	0	1	0	2Ah		
1 <sup>st</sup>	1	1	1	XX	SC15	SC14	SC13	SC12	SC11	SC10	SC9	SC8			
Parameter	1												Note1		
2 <sup>nd</sup>	1	1	1	XX	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0	Note1		
Parameter	•														
3 <sup>rd</sup>	1	1	1	XX	EC15	EC14	EC13	EC12	EC11	EC10	EC9	EC8			
Parameter													Note1		
4 <sup>th</sup>	1	1	1	XX	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0			
Parameter									~						
				to define			-								
				er driver		The val	ues of a	SC [15:0	)] and I	EC [15:0	)] are	referred	1 when		
				mes. Eac		Mamaam									
	represe	ints one	COIUIIII	line in the											
					S	C[15:0] ⊥	I	EC[15:0]							
Description															
	X = Dc	n't care													
	SC [15	:0] alwa	ys must	be equal	to or les	s than E	C [15:0]	•							
Restriction	Note 1:	When S	SC [15:0	] or EC [	15:0] is	greater t	han 013	Fh (Whe	n MAD	CTL's B	5=0)	or 00EI	-Th		
	(When	MADC	TL's B5	= 1), dat	a of out	of range	will be	ignored							
					Status					ailability					
				de On, Io			-			Yes					
Register				de On, Io						Yes					
Availability				de On, Id						Yes					
		Pa	rtial Mo	de On, Id		On, Sle	ep Out			Yes					
				Sle	eep In					Yes					
		S	Status				I	Default V	/alue						
Default			wer On		2545	0005				27 24					
		Sa	quence	SO	C [15:0]=	=0000h			EC [15:0	0]=013F	h				





## 6.2.12. Row Address Set (2Bh)

2Bh						Row A	Address	Set					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	0	1	1	2Bh
1 <sup>st</sup>	1	1	1	XX	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	
Parameter	1												Note1
2 <sup>nd</sup>	1	1	1	XX	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	110001
Parameter 3 <sup>rd</sup>				****			ED10	FD12		FD40	FDO	TD0	
	1	1	1	XX	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	
Parameter 4 <sup>th</sup>		1	<b>*</b>	vv	EP7	EP6	EP5	EP4	EP3	EP2	ED1	EP0	Note1
Parameter	1	1	1	XX	EP/	EPO	EPS	EP4	EP3	EP2	EP1	EPU	
Description	makes other d comes. represe	no chan Iriver sta Each va	ge on the atus. The alue Page line	e values e in the F Sc[1	of SP [	emory.							
				be equal	to or les	s than E	P [15:0]						
Restriction	_		-	O] or EP					When M	ADCTI	.'s B5	= 0) or	013Fh
	(When	MADC	TL's	B5 = 1)	, data of	out of r	ange wi	ll be ign	ored.				
					Status				Λ -	zoilebili	+x 7		
		No	rmal Mo	de On, Id		e Off SI	een Out		A	vailabilit Yes	Ly		
Register				de On, Id						Yes			
Availability				de On, Id						Yes			
				de On, Id			_			Yes			
				Slo	eep In					Yes			
Default													


GC9308 Datas	heet		
	Status		Default Value
	Power On Sequence	SP [15:0]=0000h	EP [15:0]=00EFh
	SW Reset	SP [15:0]=0000h	If MADCTL's B5 = 0: EP [15:0]=00EFh
			If MADCTL's B5 = 1: EP [15:0]=013Fh
	HW Reset	SP [15:0]=0000h	EP [15:0]=00EFh
Flow Chart	Ist Parameter: SC[15: 2nd Parameter: SC[7: 3rd Parameter: EC[15: 4th Parmeter EC[7:0  PASET(2Bh)  Ist Parameter: SP[15: 2nd Parameter: SP[7: 3rd Parameter: EP[15: 4th Parameter: EP[7:  RAMWR(2Ch  Image Data D1[17:0],D2[17:0]Dn[	2.8] 0] .8] .8] .9]  .8] .0]  .8] .0]	If Needed  Command  Parameter  Display  Action  Mode  Sequential transfer  Needed



## **6.2.13.** Memory Write (2Ch)

2Ch						Memo	ry Writ	te							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	<b>↑</b>	XX	0	0	1	0	1	1	0	0	2Ch		
$1^{st}$	1	1	<b>↑</b>				D1	[17:0]					XX		
Parameter	_												7171		
:	1	1	1				Dx	k [17:0]					XX		
$N^{th}$	1	1	<b>↑</b>				Dr	n [17:0]					XX		
Parameter	1														
	This co	mmand	is used	to transfe	er data	from M	ICU to	frame 1	nemory	y. This	comm	and ma	ikes no		
	_		ther driv												
				nand is a	ccepte	d, the c	olumn	register	and th	e page	regist	er are i	reset to		
Description		rt Colun				_				_					
				Start Col											
		TL setting.) Then D [17:0] isstored in frame memory and the column register and the gister incremented. Sending any other command can stop frame Write. $X = Don't$ care													
D		gister incremented. Sending any other command can stop frame Write. X = Don't care.													
Restriction	In all co	plor modes, there is no restriction on length of parameters.													
					Status					Avoil	lability				
		No	rmal Mo	de On, Id			Sleen C	)ut			es es				
Register				de On, Io							es es				
Availability				de On, Id							es es				
Tivanaomity				de On, Id							es es				
		1 4	1111111110		eep In	011, 1	reep o				es es				
					- F										
			Statu	ıs				Defa	ult Val	ue					
D-f 1		Pov	ver On S	equence		C	ontents	s of mei	nory is	set ran	domly				
Default			SW Re	eset			Content	ts of me	emory i	s not cl	eared				
			HW Re	eset		(	Content	ts of me	emory i	s not cl	eared				








## **6.2.14. Partial Area (30h)**


30h						Part	tial Area						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	XX	0	0	1	1	0	0	0	0	30h
1 <sup>st</sup> Parameter	1	1	<b>↑</b>	XX	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	00
2 <sup>nd</sup> Parameter	1	1	<b>↑</b>	XX	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	00
3 <sup>rd</sup> Parameter	1	1	<b>↑</b>	XX	ER15	ER14	ER13	ER12	ER11	ER10	ER9	ER8	00
4 <sup>th</sup> Parameter	1	1	1	XX	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	EF
Description	figures If End	below.	SR and F art Row Sta SR	5:0]	ADCTL	ame Men B4=0:-				Partial Area	, as illu	ıstrated	in the

If End Row<Start Row when MADCTL B4=0:-











#### **6.2.15.** Vertical Scrolling Definition (33h)

33h				V	ertical	Scro	lling D	<b>D</b> efiniti	on				
	D/C X	RDX	WR X	D17-8	D7	D 6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	0	0	1	1	33h
1 <sup>st</sup> Parameter	1	1	1	XX	TFA [7:0]							00	
2 <sup>nd</sup> Parameter	1	1	1	XX	TFA [7:0]						00		
3 <sup>rd</sup> Parameter	1	1	1	XX	VSA [15:8]								00
4 <sup>th</sup> Parameter	1	1	1	XX				VSA	A [7:0]				F0

This command defines the Vertical Scrolling Area of the display.


When MADCTL B4=0

The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display).

The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame

Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears

immediately after the bottom most line of the Top Fixed Area.




#### When MADCTL B4=1

The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).


The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame


Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears

immediately after the top most line of the Top Fixed Area.











### **6.2.16.** Tearing Effect Line OFF (34h)


34h					Tear	ring Eff	ect Lin	e OFF							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	1	1	0	1	0	0	34h		
Parameter						No Pa	ramete	r							
Description	signal l X = Do	ine. n't care		to turn Ol							signal	from t	he TE		
Restriction	This co	mmand	has no e	effect whe	en Tear	ing Eff	ect outp	out is al	ready (	OFF.					
Register Availability		Status Availability  Normal Mode On, Idle Mode Off, Sleep Out Yes  Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes													
Default		Status Default Value Power On Sequence OFF SW Reset OFF HW Reset OFF													
Flow Chart		TE Line Output ON  TEOFF(34h)  TE Line Output OFF  Command  Parameter  Display  Action  Mode  Sequential transfer													



#### **6.2.17.** Tearing Effect Line ON (35h)

35h		Tearing Effect Line ON											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	0	1	0	1	35h
Parameter	1	1	1	XX	0	0	0	0	0	0	0	M	00
Description	This command is used to turn ON the Tearing Effect output signal from the TE signal line.  This output is not affected by changing MADCTL bit B4. The Tearing Effect Line On has one parameter which describes the mode of the Tearing Effect Output Line.  When M=0:  The Tearing Effect Output line consists of V-Blanking information only:  Vertical Time Scale  When M=1:  The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information:  Vertical Time Scale  Note: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active Low.												
Restriction	This co	mmand	has no e	effect whe	en Tear	ing Effe	ect outp	out is al	ready (	ON			
					Status				A	vailabi	lity		
				e On, Idle						Yes			
Register				e On, Idl						Yes			
Availability				On, Idle						Yes			
		Part	1al Mode	On, Idle		On, Sle	eep Out			Yes			
				Slee	p In					Yes			
	Status Default Value Power On Sequence OFF												
Default		row	SW Res					OI					
	HW Reset OFF												





Description



#### 6.2.18. Memory Access Control(36h)


36h		Tearing Effect Line ON											
	D/CX	CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX											
Command	0	1	1	XX	0	0	1	1	0	1	1	0	36h
Parameter	1	1	1	XX	MY	MX	MV	ML	BGR	MH	0	0	00

This command defines read/write scanning direction of frame memory.


This command makes no change on the other driver status.

Bit	Name	Description
MY	Row Address Order	
MX	Column Address Order	These 3 bits control MCU to memory write/read direction.
MV	Row / Column Exchange	
ML	Vertical Refresh Order	LCD vertical refresh direction control.
BGR	RGB-BGR Order	Color selector switch control
DUK	RGB-BGR Older	(0=RGB color filter panel, 1=BGR color filter panel)
MH	Horizontal Refresh ORDER	LCD horizontal refreshing direction control.

Note: When BGR bit is changed, the new setting is active immediately without update the content in Frame Memory again.









# 



#### **6.2.19. Vertical Scrolling Start Address (37h)**

37h		VSCRSADD (Vertical Scrolling Start Address)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	XX	0 0 1 1 0 1 1 1								37h
1 <sup>st</sup> Parameter	1	1	<b>↑</b>	XX				VSP [	15:8]				00
2 <sup>nd</sup>	1	1	<b>↑</b>	XX	VSP [7:0]							00	
Parameter	1												


This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area

and the scrolling mode. The Vertical Scrolling Start Address command has one parameter which describes the address of the line in the Frame Memory that will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below:-

When MADCTL B4=0

Example:

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 240 and VSP='3'.




Description

When MADCTL B4=1

Example:

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 240 and VSP='3'.



Note: (1) When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid tearing effect. VSP refers to the Frame Memory line Pointer.

(2) This command is ignored when the GC9308 enters Partial mode.

X = Don't care

Restriction This command has no effect when Tearing Effect output is already ON



	Status	Availability
	Normal Mode On, Idle Mode Off,	Sleep Out Yes
Register	Normal Mode On, Idle Mode On,	Sleep Out Yes
Availability	Partial Mode On, Idle Mode Off, S	Sleep Out No
	Partial Mode On, Idle Mode On, S	Sleep Out No
	Sleep In	Yes
	Status	Default Value
	2.3333	VSP [15:0]
Default	Status Power On Sequence	
Default	2.3333	VSP [15:0]
Default	Power On Sequence	VSP [15:0] 16'h0000h
Default	Power On Sequence SW Reset	VSP [15:0] 16'h0000h 16'h0000h



## **6.2.20. Idle Mode OFF (38h)**

38h		Idle Mode OFF											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	1	0	0	0	38h
Parameter						No Pa	ramete	r					
				to recove									
Description		he idle off mode, LCD can display maximum 262,144 colors.											
<b>—</b>	X = Do			00 1					22 1	•			
Restriction	This co	his command has no effect when module is already in idle off mode.											
					Status	,				Avoil	ability	,	
		No	rmal Mo	de On, Id			Sleen C	hut			es		
Register				de On, Io							es es		
Availability				de On, Id							es es		
				de On, Id							'es		
					eep In	<u> </u>	-			Y	es		
			Statu	IS				Defa	ult Val	ue			
Default		Pov	ver On S	equence				Idle 1	node O	FF			
Derault			SW Re	eset				Idle 1	node O	FF			
			HW Re	eset				Idle 1	node O	FF			
Flow Chart		Idle mode on  Parameter  IDMOFF(38h)  Display  Action  Mode  Sequential transfer											



# **6.2.21. Idle Mode ON (39h)**

39h						Idle M	ode O	N					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	1	0	0	1	39h
Parameter						No Pa	ramete	r					
Description	In the id	dle on n	Black Blue Red Magenta Green Cyan Yellow White		R5 R R OX2 OX2 OX2 TX2	mode of reduce	on. d. The y, 8 col	primary	vs. Disp 33 G2 XX XX XX XX XX XX	s display Co B5 O2 11 O2 02 02 02	splay	S B2  CX  CX  CX  CX  CX	using
	$X = D_0$	= Don't care.											
Restriction	This co	mmand	has no e	ffect who	en mod	ule is al	ready	in idle o	off mod	le.			
		Status Availability											
				de On, Id		-					es		
Register		Normal Mode On, Idle Mode On, Sleep Out Yes											
Availability		Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out									es_		
Í		Pa	rtial Moo			e On, S	leep O	ut			es .		_
		Sleep In Yes											




Default	Status Power On Sequence SW Reset HW Reset	Default Value  Idle mode OFF  Idle mode OFF  Idle mode OFF
Flow Chart	Idle mode of IDMON(39)	Parameter  Display



## 6.2.22. COLMOD: Pixel Format Set (3Ah)

3Ah						Pixel F	ormat S	Set						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D	<b>)</b> 4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1		1	1	0	1	0	3Ah
Parameter	1	1	1	XX	0	Ι	PI [2:0	0]		0	DBI [2:0]			66
Description	This could the pix a particle correspond of the pix a particle cor	0       0       1       Reserved         0       1       0       1												2:0] is face. If
D				CC . 1	-				11	cc	1			
Restriction	This co	ommai	nd has no e	effect who	en mod	ule 1s a	lready	1n 10	ile o	off mo	de.			
Register Availability		N 1	Normal Mo Normal Mo Partial Mo Partial Mo	de On, Id de On, Id de On, Id	lle Mod	le Off, le On, S e Off, S	Sleep C	Out Out			Y Y Y	ability Yes Yes Yes		
Default		P	Default Value           DPI [2:0]         DBI [2:0]           Power On Sequence         3'b110         3'b110           SW Reset         No Change         No Change           HW Reset         3'b110         3'b110											







#### **6.2.23.** Write Memory Contine (3Ch)

3Ch		write_memory_continue											
	D	RD	WR	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	/C	X	X										
	X												
Command	0	1	<b>↑</b>	D1[17	0	0	1	1	1	1	0	0	3Ch
Command	U	1	I	8]	U	0 0	1	1		1	U	U	3CII
1 <sup>st</sup>	1	1	<b>^</b>	Dx[17	D1[	0003F							
Parameter	1	1	l	8]	7]	6]	5]	4]	3]	2]	1]	0]	F
$X^{th}$	1	1	<b>^</b>	D1[17	Dx[	0003F							
Parameter	1	1	l	8]	7]	6]	5]	4]	3]	2]	1]	0]	F
N <sup>th</sup>	1	1	<b>1</b>	Dn[17	Dn[	0003F							
Parameter	1	1		8]	7]	6]	5]	4]	3]	2]	1]	0]	F

This command transfers image data from the host processor to the display module's frame memory continuing from the

pixel location following the previous write\_memory\_continue or write\_memory\_start command.

#### If set address mode B5 = 0:

Data is written continuing from the pixel location after the write range of the previous write\_memory\_start or

write\_memory\_continue. The column register is then incremented and pixels are written to the frame memory until the

column register equals the End Column (EC) value. The column register is then reset to SC and the page register is

incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value and the

#### Description

# column register equals the EC value, or the host processor sends another command. If the number of pixels exceeds (EC -SC + 1) \* (EP -SP + 1) the extra pixels are ignored.

#### If set address mode B5 = 1:

Data is written continuing from the pixel location after the write range of the previous write\_memory\_start or

write\_memory\_continue. The page register is then incremented and pixels are written to the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are written to the frame memory until the column register equals the End column (EC) value and the page register equals the EP value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) \* (EP - SP + 1) the extra pixels are ignored.

Sending any other command can stop frame Write.

Frame Memory Access and Interface setting (B3h), WEMODE=0

When the transfer number of data exceeds (EC-SC+1)\*(EP-SP+1), the exceeding data will be ignored.

Frame Memory Access and Interface setting (B3h), WEMODE=1



	When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the column and page number
	will be reset, and the
	exceeding data will be written into the following column and page.
	A write_memory_start should follow a set_column_address, set_page_address or
Restriction	set_address_mode to define the write
	address. Otherwise, data written with write_memory_continue is written to undefined addresses.




	Sta	atus	Availability
	Normal Mode On, Idle N	Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle I	_	Yes
Availability	Partial Mode On, Idle M	•	Yes
	Partial Mode On, Idle N		Yes
	Sleep	-	Yes
	Бісер		103
	Status	Defa	ult Value
	Power On Sequence	Rand	om value
Default	SW Reset	No	change
	HW Reset	No	change
Flow Chart	Image da	and	Command  Parameter  Display  Action  Mode  uential transfer



### **6.2.24.** Set\_Tear\_Scanline (44h)

44h	Set_Tear_Scanline													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	1	0	0	0	1	0	0	44h	
1 <sup>st</sup> Parameter	1	1	1	XX	0	0	0	0	0	0	0	STS [8]	00	
2 <sup>nd</sup> Parameter	1	1	1	XX	STS [7]	STS [6]	STS [5]	STS [4]	STS [3]	STS [2]	STS [1]	STS [0]	00	
Description	Vertice Note:th 3240) eg:whe who	This command turns on the display Tearing Effect output signal on the TE signal line when the display reaches line equal the value of STS[8:0]  Vertical Time Scale  Note:that set_tear_scanline with STS is equivalent to set_tear_on with 8+GateN(N=1、2、3240)  eg:when the STS[8:0]=8,the TE will output at the position of Gate1.  when the STS[8:0]=9,the TE will output at the position of Gate2.  when the STS[8:0]=10,the TE will output at the position of Gate3.												
Restriction														
Register Availability														
		Status							Availability					
		Normal Mode On, Idle Mode Off, Sleep Out								Yes				
		Normal Mode On, Idle Mode On, Sleep Out								Yes				
		Partial Mode On, Idle Mode Off, Sleep Out								Yes				
		Partial Mode On, Idle Mode On, Sleep Out								Yes				
		Sleep In								Yes				
Default														
										ılt Value				
		•							3:0]=0000h					
									3:0]=0000h					
		HW Reset STS [8:0]=0000h												







# **6.2.25. Get\_Scanline** (45h)


45h						Get_	Scanlin	e					
	D/CX	RD	WR	D17-	D7	D6	D5	D4	D3	D2	D1	D0	HE
	D/CX	X	X	8									X
Command	0	1	1	XX	0	1	0	0	0	1	0	1	45h
1 st												GT	
Parameter	1	$\uparrow$	1	XX	0	0	0	0	0	0	0	S	00
1 arameter												[8]	
2 <sup>nd</sup>					GT	GT	GT	GT	GT	GT	GT	GT	
Parameter	1	<b>↑</b>	1	XX	S	S	S	S	S	S	S	S	00
					[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Description				the settin	_								
		n Sleep	Mode, t	he value	returne	d by ge	t_scanli	ne is u	ndefine	d.			
Restriction	None												
					Stat	us			A	vailabil	itv		
		Norr	nal Mod	e On, Idl			leep Ou	t		Yes	· <b>J</b>		
Register	-									Yes			
Availabilit		Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes											
У	-	Part	ial Mod	e On, Idle	e Mode	On, Sle	eep Out			Yes			
				Slee	ep In					Yes			
	-												
			Statu	S			Ι	Default	Value				
Default		Pow	er On Se	equence			GT	S [9:0]	=0000l	1			
Deraut			SW Re	set			GT	S [9:0]	=0000l	1			
			HW Re	set			GT	S [9:0]	=0000l	1			
Flow Chart	2		Dum	my Read rameter C		7			Command  Parameter  Display  Action  Mode	- Tery			



# 6.2.26. Write Display Brightness (51h)

51h						Write I	Display B	rightne	ss				
	D/C	RD	WR	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HE
	X	X	X										X
Command	0	1	1	XX	0	1	0	1	0	0	0	1	51 h
1 <sup>st</sup> Parameter	1	1	1	XX	DB V[ 7]	DBV [6]	DBV[ 5]	DB V[4]	DBV [3]	DBV [6]	DBV [5]	DBV [4]	00
	This co	mmar	nd is us	ed to adj	ust the	brightne	ess value	of the d	lisplay.				
	It shou	ld be c	hecked	d what is	the rel	ationshi	p between	n this w	ritten va	lue and	output bi	rightness	of
Description	-			-			the displa	•	-				
	-	-		ship is th	at 00h	value m	eans the	lowest l	orightnes	ss and FI	Fh value	means t	he
	highest	brigh	tness.										
Restriction	None												
										4 11	1 111.		
		N	1	M- 1- O		tatus	££ £1	04		Availa			
Danistan							ff, Sleep			Ye			
Register Availability							n, Sleep ff, Sleep (			Ye Ye			
Availability							n, Sleep (			Ye			
		1	artiar	WIOUC OII	Sleep		n, sicep (	Jut		Ye			
					ысер	, III				10			
			S	tatus				Def	ault Val	ue			
		Po	ower C	n Sequer	nce			DBV	[7:0]= 8	'h00			
Default			SW	Reset				DBV	[7:0]= 8	'h00			
			HW	/ Reset					[7:0]= 8				
						ı							








# 6.2.27. Write CTRL Display (53h)

53h					V	/rite C	TRL Displ	ay							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	1	0	1	0	0	1	1	53h		
1 <sup>st</sup>	1	1	•	vv	0	0	рстрі	0	DD	DI	0	0	00		
Parameter	1	1	1	XX	0	0	BCTRL	0	DD	BL	0	0	00		
Description	BCTR: '0' = O '1' = O  DD: Di '0' = D '1' = D BL: Ba '0' = O '1' = O	L: Bright (Bright) (B	ntness Continess resident htness resident imming Dimming Dimming On/Off apletely t	is off is on urn off b	ock On re 00h) e activ	/Off, re, acco	ording to th	lines 1	nust be	· low.)		vante t	read		
Restriction	more th	The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one parameter  (= more than 2 RDX cycle) on DBI.  Only 2nd parameter is sent on DSI (The 1st parameter is not sent).													
					Statu	r.				Availa	hility				
		No	rmal Mo	de On To			Sleep Out			Avaiia Ye					
Register							Sleep Out			Ye					
Availability							Sleep Out			Ye					
							Sleep Out			Ye					
					eep In		F			Ye					
		1			1										
	Status Default Value														
			Statt	10		BCT	RL	Ι	DD		Bl	L			
Default		Pov	ver On S	equence		1't	00	1	'b0		1't	00			
			SW Re	eset		1't	00	1	'b0		1't	00			
	HW Reset 1'b0 1'b0 1'b0														







# 6.2.28. Read ID1 (DAh)

DCh						Re	ad ID2						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	1	0	1	0	DAh
1 <sup>st</sup> Parameter	1	<b>↑</b>	1	XX	X	X	X	X	X	X	X	X	X
2 <sup>nd</sup> Parameter	1	1	1	XX		1		ID3	[7:0]	ı		1	Program value
Description	(with U constru The 1st The 2nd The ID	User's ag ction sp parame d param	greement ecification eter is du eter is L e progran	) and cha	anges e a. ule/driv	ach tim	ne a rev	vision i			•		y supplier erial or
Restriction	None												
Register Availability		No: Par	rmal Mo	de On, Id de On, Id de On, Id de On, Id	ile Mo	de Off, de On, le Off,	Sleep (	Out Out		Av	ailabil Yes Yes Yes Yes	ity	
Default		Pov	Statu ver On S SW Re HW Re	equence	(	Det(After I	ault V MTP pr 8'h00 8'h00 8'h00	rogram	)				



# Flow Chart RDID3(DCh) Host Driver Display Action Mode



# 6.2.29. Read ID2 (DBh)

DCh						Re	ad ID2						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	1	0	1	1	DBh
1 <sup>st</sup> Parameter	1	<b>↑</b>	1	XX	X	X	X	X	X	X	X	X	X
2 <sup>nd</sup> Parameter	1	1	1	XX				ID3	[7:0]				Program value
Description	(with U constru The 1st The 2nd The ID	User's ag ction sp parame d param	greement ecification eter is du eter is L e progran	) and cha	anges e a. ule/driv	ach tim	ne a rev	vision i			-		y supplier erial or
Restriction	None												
Register Availability		No: Par	rmal Mo	de On, Id de On, Id de On, Id de On, Id	ile Mo	de Off, de On, le Off,	Sleep (	Out Out		Av	ailabil Yes Yes Yes Yes Yes	ity	
Default		Pov	Statu ver On S SW Re	equence	(	Det (After I	ault V MTP pr 8'h93 8'h93 8'h93	rogram	))				



# Flow Chart RDID3(DCh) Host Driver Display Action Mode



# 6.2.30. Read ID3 (DCh)

DCh						Re	ad ID2						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	1	1	0	0	DCh
1 <sup>st</sup> Parameter	1	<b>↑</b>	1	XX	X	X	X	X	X	X	X	X	X
2 <sup>nd</sup> Parameter	1	1	1	XX				ID3	[7:0]				Program value
Description	(with U constru The 1st The 2nd The ID	User's ag action sp t parame d param	greement ecification eter is du eter is L e progran	) and cha	anges e a. ale/driv	ach tim	ne a rev	vision i			-		y supplier erial or
Restriction	None												
Register Availability		No Pa	rmal Mo	de On, Id de On, Id de On, Id de On, Id	ile Mod	de Off, de On, le Off,	Sleep (	Out Out		Av	Yes Yes Yes Yes Yes Yes	ity	
Default		Pov	Statu ver On S SW Re	equence	(	Def After I	ault V MTP pr 8'h08 8'h08 8'h08	rogram	n)				



# Flow Chart RDID3(DCh) Host Driver Display Action Mode



### 6.3. Description of Level 2 Command

### **6.3.1. RGB Interface Signal Control (B0h)**

B0h					R	GB Interl	face Signa	ıl Con	trol				
	D/	RD	WR	D17-	D7	D6	D5	D4	D3	D2	D1	D0	HE
	CX	X	X	8									X
Command	0	1	1	XX	1	0	1	1	0	0	0	0	B0h
1 <sup>st</sup>	1	1		vv	0	RCM[	RCM[	_	VSP	HSP	DP	EP	01
Parameter	1	1		XX	0	1]	0]	0	L	L	L	L	01

Sets the operation status of the display interface. The setting becomes effective as soon as the command is received.

**EPL**: DE polarity ("0"= High enable for RGB interface, "1"= Low enable for RGB interface)

**DPL**: DOTCLK polarity set ("0" = data fetched at the rising time, "1" = data fetched at the falling time)

**HSPL**: HSYNC polarity ("0"= Low level sync clock, "1"= High level sync clock)

**VSPL**: VSYNC polarity ("0" = Low level sync clock, "1" = High level sync clock)

**RCM** [1:0]: RGB interface selection (refer to the RGB interface section).

			_		_			1	,
	RC	CM[	RI	D	PI[1:	·01	RGB interface	RGB Mode	Used Pins
	1:	:0]	M	D	L ILI.	.0]	Mode	Rob Wode	Osca i ms
	1	0	0	1	1	0	18-bit RGB interface (262K colors)	DE Mode	VSYNC,HSYNC,DE, DOTCLK,D[17:0]
Description	1	0	0	1	0	1	16-bit RGB interface (65K colors)	Valid data is determined by the DE signal	VSYNC,HSYNC,DE, DOTCLK,D[17:13] & D[11:1]
	1	0	1	6-bit RGB interf (262K colors)		6-bit RGB interface (262K colors)		VSYNC,HSYNC,DE, DOTCLK,D[5:0]	
	1		0	1	1	0	18-bit RGB interface (262K colors)	SYNC Mode In SYNC mode,	VSYNC,HSYNC,DOT CLK, D[17:0]
	1	1	0	1	0	1	16-bit RGB interface (65K colors)	DE signal is ignored; blanking porch is determined	VSYNC,HSYNC,DOT CLK, D[17:13] & D[11:1]
	1	1	1		-		6-bit RGB interface (262K colors)	by B5h command	VSYNC,HSYNC,DOT CLK, D[5:0]
Restriction									

GC9308 Datasheet

		Status			Availabili	ty				
	Normal Mode On, Idle	Mode Off,	Sleep Out		Yes					
Register	Normal Mode On, Idle	Mode On,	Sleep Out		Yes					
Availability	Partial Mode On, Idle	Mode Off, S	Sleep Out		Yes					
	Partial Mode On, Idle Mode On, Sleep Out Yes									
	Sleep	) In			Yes					
			Г	Default Valu	10					
	Status	RCM[1: 0]	VSPL	HSPL	DPL	EPL				
Default	Power On Sequence	2'b00	1'b0	1'b0	1'b0	1'b1				
	SW Reset	2'b00	1'b0	1'b0	1'b0	1'b1				
		†								

HBP	Number of HSYNC of f ont/back
[4:0]	porch
00000	Setting inhibited
00001	Setting inhibited
00010	2
00011	3
00100	4
00101	5
:	:
:	:
11101	30
11110	31
11111	32
HBP	Number of HSYNC of f ont/back
[4:0]	porch
00000	Setting inhibited
00001	Setting inhibited
00010	2
00011	3
00100	4
00101	5
:	:
:	:
11101	30
11110	31



11111   32
[4:0] porch    00000   Setting inhibited     00001   Setting inhibited     00010   2     00011   3     00100   4     00101   5     : : : : : : : :     11101   30     11110   31     11111   32     HBP
00000         Setting inhibited           00001         Setting inhibited           00010         2           00100         4           00101         5           :         :           :         :           :         :           1110         31           11111         32           HBP         Number of HSYNC of f ont/back porch           00000         Setting inhibited           00001         Setting inhibited           00010         2           00011         3           00100         4
00001         Setting inhibited           00010         2           00100         4           00101         5           :         :           :         :           :         :           11101         30           11110         31           11111         32           HBP         Number of HSYNC of f ont/back           [4:0]         porch           00000         Setting inhibited           00001         2           00010         3           00100         4
00001         Setting inhibited           00010         2           00100         4           00101         5           :         :           :         :           :         :           11101         30           11110         31           11111         32           HBP         Number of HSYNC of f ont/back           [4:0]         porch           00000         Setting inhibited           00001         2           00010         2           00100         4
00010         2           00011         3           00100         4           00101         5           :         :           !         :           !         :           !         :           !         :           !         :           !
00011         3           00100         4           00101         5           :         :           :         <
00100         4           00101         5           :         :
00101   5
: : : : : : : : : : : : : : : : : : :
: : : : : : : : : : : : : : : : : : :
11110     31       11111     32       HBP     Number of HSYNC of f ont/back porch       00000     Setting inhibited       00001     Setting inhibited       00010     2       00011     3       00100     4
11110     31       11111     32       HBP     Number of HSYNC of f ont/back porch       00000     Setting inhibited       00001     Setting inhibited       00010     2       00011     3       00100     4
11110     31       11111     32       HBP     Number of HSYNC of f ont/back porch       00000     Setting inhibited       00001     Setting inhibited       00010     2       00011     3       00100     4
11111         32           HBP [4:0]         Number of HSYNC of f ont/back porch           00000         Setting inhibited           00001         Setting inhibited           00010         2           00011         3           00100         4
HBP
[4:0] porch  00000 Setting inhibited  00001 Setting inhibited  00010 2  00011 3  00100 4
00000         Setting inhibited           00001         Setting inhibited           00010         2           00011         3           00100         4
00001         Setting inhibited           00010         2           00011         3           00100         4
00001         Setting inhibited           00010         2           00011         3           00100         4
00010     2       00011     3       00100     4
00011 3 00100 4
00100 4
00101
00101 5
: :
: :
11101 30
11110 31
11111 32



### 6.3.2. Blanking Porch Control (B5h)

B5h					E	Blankin	g Porch	Contro	1				
	D/C	RD	WRX	D17-	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	X	X		8									
Command	0	1	1	XX	1	0	1	1	0	1	0	1	B5h
1 <sup>st</sup> Parameter	1	1	1	XX	0	0	0	0		VFP	[3:0]		08
2 <sup>nd</sup> Parameter	1	1	1	XX	0	VBP [6:0]							02
3 <sup>rd</sup> Parameter	1	1	1	XX	0	0	0		Н	BP [4:0	]		14

**Note:** The Third parameter must write, but it is not valid.

**VFP [6:0]** / **VBP [6:0]**: The VFP [6:0] and VBP [6:0] bits specify the line number of vertical front and back porch period respectively.

Hollt and back	porch period respectively.		
VFP [6:0]	Number of HSYNC of	VFP [6:0]	Number of HSYNC of
VBP [6:0]	front/back porch	VBP [6:0]	front/back porch
0000000	Setting inhibited	1000000	64
0000001	Setting inhibited	1000001	65
0000010	2	1000010	66
0000011	3	1000011	67
0000100	4	1000100	68
0000101	5	1000101	69
:	:	:	:
:	:	:	:
0111101	61	1111101	125
0111110	62	1111110	109.5
0111111	63	1111111	127

Description

*Note:*  $VFP + VBP \leq 254$  HSYNC signals

**HBP** [4:0]: HBP [4:0] bits specify the line number of horizontal back porch period respectively.

HBP	Number of HSYNC of f ont/back
[4:0]	porch
00000	Setting inhibited
00001	Setting inhibited
00010	2
00011	3
00100	4
00101	5
:	:
:	:
11101	30
11110	31



### GC9308 Datasheet

			11111		32	2					
estriction	EXTC	should be high	n to enable thi	is comr	nand						
				Status				Availability			
		Normal N	Iode On, Idle	Mode	Off, Sleep Ou	ıt		Yes			
Register		Normal N	Mode On, Idle	Mode	On, Sleep Ou	ıt		Yes			
vailability		Partial M	Partial Mode On, Idle Mode Off, Sleep Out Yes								
		Partial M	t	Yes							
			Slee	p In				Yes			
			Ctatus			Defau	lt Value	;			
			Status		VFP [6:0]	VBF	<b>P</b> [6:0]	HBP [4:0]			
Default		Pov	er On Seque	nce	7'h08	7'	h02	5'h14			
			SW Reset		7'h08	7'	h02	5'h14			
			HW Reset		7'h08	7'	h02	5'h14			



### **6.3.3. Display Function Control (B6h)**

B6h		Display Function Control											
	D/C	RD	WRX	D17-	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	X	X		8									
Command	0	1	1	XX	1	0	1	1	0	1	1	0	B6h
1 <sup>st</sup> Parameter	1	1	1	XX	X	X	X	X	X	X	X	X	XX
2 <sup>nd</sup> Parameter	1	1	1	XX	X	GS	SS	SM		X			00
3 <sup>rd</sup> Parameter	1	1	1	XX	0	0			NL [	27			

**note:** the first parameter must write, but it is not valid.

**SS:** Select the shift direction of outputs from the source driver.

SS	Sourc Output Scan Direction
0	S1 → S960
1	S960 → S1

In addition to the shift direction, the settings for both SS and BGR bits are required to change the assignment of R, G, and B dots to the source driver pins.

To assign R, G, B dots to the source driver pins from S1 to S960, set SS = 0.

To assign R, G, B dots to the source driver pins from S960 to S1, set SS = 1.


**GS:** Sets the direction of scan by the gate driver in the range determined by SCN [4:0] and NL [4:0]. The scan direction determined by GS = 0 can be reversed by setting GS = 1.

GS	Gate Output Scan Direction
0	G1→G240
1	G240→G1

### Description

**SM:** Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for the module





**NL** [5:0]: Sets the number of lines to drive the LCD at an interval of 8 lines. The GRAM address mapping is not affected

by the number of lines set by NL [5:0]. The number of lines must be the same or more than the number of lines necessary

for the size of the liquid crystal panel.

						LCD Drive
	N	NL	[5:0	]		Line
						Setting
0	0	0	0	0	0	prohibited
0	0	0	0	0	1	16 lines
0	0	0	0	1	0	24 lines
0	0	0	0	1	1	32 lines

						LCD Drive
	N	IL [	5:0	]		Line
0	1	0	1	0	1	176 lines
0	1	0	1	1	0	184 lines
0	1	0	1	1	1	192 lines
0	1	1	0	0	0	200 lines



### GC9308 Datasheet


UC9300 Data		_		_	-		-		_	_					-					
		0	0	0	1	0	0	40 lines		0	1	1	0	0	1	208 lin	es			
		0	0	0	1	0	1	48 lines		0	1	1	0	1	0	216 lin	es			
		0	0	0	1	1	0	56 lines		0	1	1	0	1	1	224 lin	es			
		0	0	0	1	1	1	64 lines		0	1	1	1	0	0	232 lin	es			
		0	0	1	0	0	0	72 lines		0	1	1	1	0	1	240 lin	es			
		0	0	1	0	0	1	80 lines												
		0	0	1	0	1	0	88 lines												
		0	0	1	0	1	1	96 lines												
		0	0	1	1	0	0	104 lines												
		0	0	1	1	0	1	112 lines								Cattin	_			
		0	0	1	1	1	0	120 lines				Otl	ners			Settin prohibit	_			
		0	0	1	1	1	1	128 lines								promon	ieu			
		0	1	0	0	0	0	136 lines												
		0	1	0	0	0	1	144 lines												
		0	1	0	0	1	0	152 lines												
		0	1	0	0	1	1	160 lines												
Restriction	EXT	C shou	ld b	e h	igh	to (	enal	le this command	1											
								Status								Availability	,			
		N	Vori	nal	Mo	ode	On	Idle Mode Off,	Sle	ep (	Out			Yes						
Register		1	Vor	mal	Mo	ode	On	Idle Mode On,	Sle	ep (	Out					Yes				
Availability		]	Part	ial	Mo	de	On,	Idle Mode Off,	Slee	ер С	)ut					Yes				
			Par	tial	Mo	de	On,	Idle Mode On, S	Slee	рO	ut					Yes				
								Sleep In								Yes				
																		_		
																		_		
			Default								Va	lue								
Default				Sta	tus			_		G	S			SS		SM	NL[5:	0		
Doluuli																		]		
		Pov					nce	-		1'b				'b0		1'b0				
		HW Reset -						1'b	0		1	'b0		1'b0	6'h1I	)				



# **6.3.4.** Tearing Effect Control (BAh)

35h	Tearing Effect Width Control													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	0	1	1	1	0	1	0	BAh	
Parameter	1	1	1	XX	te_pol			te_v	width[6	:0]			00	
	te_pol i	is used t	o adjust	the Teari	ng Effect	t outpu	t signal	pulse	polarity	7.				
	te_pol	l					Tearin	g Effe	et polar	ity				
	0						Positiv	ve puls	e					
	1							ve puls						
	te_widt	e_width[6:0] is used to adjust the Tearing Effect output signal pulse width with display lines n unit												
	te_wie	dth[6:0]			Tearing	Effect	width(c	lisplay						
					line time	e)								
	0				1line tin	ne								
Description	1				2line tin	ne								
					•••									
	N				N+1 line	e time								
	7f				128 line	time								
Restriction	active I $X = Dc$	Low. on't care	·.		h Tearing en Tearin						utput p	oin wil	l be	
					Status				A	vailabil	ity			
					e Mode C					Yes				
Register					e Mode (					Yes				
Availability					Mode O					Yes				
		Part	nai Mode		Mode C	m, Sie	ep Out			Yes Yes				
				Siec	ep In					res				
			Status	3			D	efault	Value					
		Pow	er On Se	equence				0x0	0					
Default			SW Res		0x00									
			HW Re	set				0x0	0					







# 6.3.5. Interface Control (F6h)

F6h																
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	<b>↑</b>	XX	1	1	1	1	0	1	1	0	F6h			
1 <sup>st</sup> Parameter	1	1	1	XX	1	1	0	0	DM [1	:0]	RM	RIM	C0			
	DM [1:	:0]: Sele	ct the di	splay op	eratio	n mod	le.									
			DM	[[1] Di	M[0]	[[0] Display Operation Mo										
			C		0				ock opera							
				0					erface Mo							
	1 0 VSYNC interface Mode															
	1 1 Setting disabled															
	<b>RM:</b> Select the interface to access the GRAM.  Set RM to "1" when writing display data by the RGB interface.															
	SCI KIV.	RM Interface for RAM Access														
Description				0	Syst				NC interf	ace						
				1	Byst											
	RIM: S	RIM: Specify the RGB interface mode when the RGB interface is used. These bits should be														
		set before display operation through the RGB interface and should not be set during operation.														
		RIM		MOD [6					Interface							
			11	10 (262K	-											
		0		color)	18- bit RGB interface (1 transfer/pixel)											
			101	(65K col	or)	or) 16- bit RGB interface (1 transfer/pixel)										
		1	(26	52K colo	6- bit RGB interface (3 transfer/pixel)											
Restriction	EXTC	should b	e high t	o enable	this c	omma	nd									
		_														
						Status				A	Availab	-				
				1 Mode (							Yes					
Register				l Mode							Yes					
Availability				Mode C Mode C					•		Yes					
			Partia	i Mode (		ep In	ie On,	, Sieep	Out		Yes					
					310	ер ш					1 68	•				
								D	efault Val	ne						
			Status		M				RM	A RIM						
Default		Power	On Seq	uence	-/-	2'b00			b00	1'b(		1'b0				
			W Rese			2'b00			b00	1'b0		1'b0				
		HW Reset				2'b00		2'	b00	1'b(	)	1'b0				



### 6.4. Description of Level 3 Command

### **6.4.1. Frame Rate (E8h)**

E8h		Frame Rate											
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	X	X											
Command	0	1	1	XX	1	1	1	0	1	0	0	0	E8h
1 <sup>st</sup> Parameter	1	1	1	XX	Γ	)INV	3:0]			RTN	J1[3:0]	l	11
2 <sup>nd</sup> Parameter	1	1	1	XX			]	RTN2	[7:0]				40

**DINV[3:0]**: Set display inversion mode

DINV[3:0]	Inversion
0	column inversion
1	1 dot inversion
2	2 dot inversion
3	4 dot inversion
4	8 dot inversion

RTN1[3:0]/RTN2[7:0] :Set the frame rate when the internal resistor is used for oscillator circuit.

Frame Rate = 58.51KHz/(136\*(RTN1+4)+RTN2))

note: set rtn1 =1

	note: set ru	111 –1						
	rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE Hz)
	8'd00	86.04	8'd10	84.07	8'd20	82.18	8'd30	80.37
Description	8'd01	85.92	8'd11	83.95	8'd21	82.06	8'd31	80.26
	8'd02	85.79	8'd12	83.83	8'd22	81.95	8'd32	80.15
	8'd03	85.67	8'd13	83.71	8'd23	81.83	8'd33	80.04
	8'd04	85.54	8'd14	83.59	8'd24	81.72	8'd34	79.93
	8'd05	85.42	8'd15	83.47	8'd25	81.6	8'd35	79.82
	8'd06	85.29	8'd16	83.35	8'd26	81.49	8'd36	79.71
	8'd07	85.17	8'd17	83.23	8'd27	81.38	8'd37	79.61
	8'd08	85.04	8'd18	83.11	8'd28	81.26	8'd38	79.5
	8'd09	84.92	8'd19	82.99	8'd29	81.15	8'd39	79.39
	8'd0A	84.8	8'd1A	82.88	8'd2A	81.04	8'd3A	79.28
	8'd0B	84.67	8'd1B	82.76	8'd2B	80.93	8'd3B	79.17
	8'd0C	84.55	8'd1C	82.64	8'd2C	80.81	8'd3C	79.07
	8'd0D	84.43	8'd1D	82.52	8'd2D	80.7	8'd3D	78.96
	8'd0E	84.31	8'd1E	82.41	8'd2E	80.59	8'd3E	78.85
	8'd0F	84.19	8'd1F	82.29	8'd2F	80.48	8'd3F	78.75



	rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE(E	łz)	rtn2[7:0]	TE(Hz)
	8'd40	78.64	8'd50	76.99	8'd60	75.4	4	8'd70	73.88
	8'd41	78.54	8'd51	76.89	8'd61	75	3	8'd71	73.78
	8'd42	78.43	8'd52	76.78	8'd62	75.2	21	8'd72	73.69
	8'd44	78.33	8'd55	76.68	8'd66	75.1	.1	8'd77	73.6
	8'd44	78.22	8'd54	76.58	8'd64	75.0	)1	8'd74	73.51
	8'd45	78.12	8'd55	76.48	8'd65	74.9	92	8'd75	73.41
	8'd46	78.01	8'd56	76.38	8'd66	74.8	32	8'd76	73.32
	8'd47	77.91	8'd57	76.28	8'd67	74.7	13	8'd77	73.23
	8'd48	77.81	8'd58	76.18	8'd68	74.6	53	8'd78	73.14
	8'd49	77.7	8'd59	76.09	8'd69	74.5	54	8'd79	73.05
	8'd4A	77.6	8'd5A	75.99	8'd6A	74.4	14	8'd7A	72.96
	8'd4B	77.5	8'd5B	75.89	8'd6B	74.3	35	8'd7B	72.86
	8'd4C	77.39	8'd5C	75.79	8'd6C	74.2	25	8'd7C	72.77
	8'd4D	77.29	8'd5D	75.69	8'd6D	74.1	.6	8'd7D	72.68
	8'd4E	77.19	8'd5E	75.59	8'd6E	74.0	)6	8'd7E	72.59
	8'd4F	77.09	8'd5F	75.5	8'd6F	73.9	97	8'd7F	72.5
	rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE(F	Iz)	rtn2[7:0]	TE(Hz)
	8'd80	72.41	8'd84	72.06					
	8'd81	72.32	8'd85	71.97					
	8'd82	72.23	8'd86	71.88					
	8'd83	72.15	8'd87	71.79					
	note: set rt	n2-0x40							
	rtn1[3:0]	TE(Hz)	rtn1[3:0]	TE(Hz)	rtn1[3:0]	TE(H	Iz)	rtn1[3:0]	TE(Hz)
	8'd00	96.23	8'd04	50.79	8'd08	34.:	,	8'd0C	26.12
	8'd01	78.64	8'd05	45.43	8'd09	31.9		8'd0D	24.63
	8'd02	66.49	8'd06	41.09	8'd0A	29.7		8'd0E	23.29
	8'd03	57.59	8'd07	37.51	8'd0B	27.8		8'd0F	22.1
Restriction	Inter_comm	nand should	be set high t	o enable thi	s command				
				Status			A	vailability	
		Normal	Mode On. Io		ff, Sleep Ou	t		Yes	1
Register					n, Sleep Ou			Yes	-
Availability	_				f, Sleep Out			Yes	-
			Partial Mode On, Idle Mode On, Sleep Out					Yes	1
		Sleep In Yes						1	





Default

Status		Default Value	
Status	DINV[3:0]	RTN1[3:0]	RTN2[7:0]
Power On Sequence	4'h1	4'h1	8'h40
SW Reset	4'h1	4'h1	8'h40
HW Reset	4'h1	4'h1	8'h40



# 6.4.2. SPI 2DATA control(E9h)

E9h	SPI 2DATA control															
	D/C	RD	WRX	D17-	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
	X	X		8												
Command	0	1	1	XX	1	1	1	0	1	0	0	1	E9h			
1 <sup>st</sup>	1	1	<b>↑</b>	XX	X	X	X	X	2data_e	2da	ta_md	t[2:0]	00			
Parameter			'						n							
	2DAT	A_EN:	Set 2_dat	a_line n	node in	ı 3-wi	re/4-wi	ire SPI	[.							
	2DAT	A_MD	Γ[2:0] S	Set pixel	data f	ormat	in 2_d	ata_lir	ne mode.							
			2Γ	OATA_N	1DT[2	2:0]		J	Data Form	nat						
Description				00	0		65K c	color 1	pixle/trans	ition						
				00	1				1pixle/tran							
		010 262K color 2/3pixle/transition														
		100 4M color 1pixle/transition														
				11	0		4M co	olor 2/	3pixle/tran	sition						
Restriction	Inter c	omman	d should	be set hi	gh to e	enable	this co	mman	ıd							
					,	Status				Ava	ilabilit	y				
Register			Normal	Mode C	n, Idle	e Mod	e Off,	Sleep	Out	,	Yes					
Availability			Normal	Mode (	n, Idl	e Mod	e On, S	Sleep (	Out	,	Yes					
11 variability				Mode O							Yes					
			Partial	Mode O			On, S	Sleep C	Out		Yes					
					Slee	p In				,	Yes					
	_															
		Status Default Value														
Default						2D	ATA_I	EN	2		_MD7	[2:0]				
Domain			er On Seq	`			1'b0				'b000					
		SW Reset 1'b0 3'b000														
			HW Rese	et	HW Reset 1'b0 3'b000											



# **6.4.3. Power Control 1 (C1h)**

C1h		Power Control 1  VCX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	<b>↑</b>	XX	1	1	0	0	0	0	0	1	C1h	
1 <sup>st</sup> Parameter	1	1	1	XX	X	X	X	X	0	0	VCIRE	0	00	
Description	VCIRI	VCIRE: Select the external reference voltage Vci or internal reference voltage VCIR.  VCIRE=0 Internal reference voltage 2.5V (default)  VCIRE =1 External reference voltage Vci												
Restriction	Inter_c	omman	d should	be set his	gh to en	able t	his co	mman	d					
				Status	S				ult Va ′CIRE	lue				
Default			Pov	ver On Se	equence	:			1'b0					
				SW Res	set				1'b0					
				HW Re	set				1'b0					
			•			•					<u> </u>			



# **6.4.4. Power Control 2 (C3h)**

C3h					P	ower (	Control	12					
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	X	X											
Command	0	1	1	XX	1	1	0	0	0	0	1	1	C3h
1 <sup>st</sup> Parameter	1	1	<b>↑</b>	XX	X			vreg1	_vbp_	d[6:0]			3C
	referer VREG	nce leve 51A=(vi 51B=vb	l for the g rh+vbp_c p_d*0.02 1_vbp_d		voltage	level.(	Table i	is valid		vrh=02	x28)		
Description		7'h00 4.8 0.3											
			 N			(N±40	··· ))*0.02	<u></u>		N:	*0.02+	0.3	
						(11740		T <b>-F</b>		11	0.02+	0.5	
			7'h3C				6						
			7'h7F			7	7.34				2.84		
Restriction	Inter_c	commar	nd should	be set hig	h to en	able th	is com	mand					
					Sta	tus				Avai	lability	y	
Dagistan			Normal	Mode On	, Idle M	Iode C	off, Sle	ep Out		`	Yes		
Register Availability			Normal	Mode On	, Idle N	Aode C	n, Slee	ep Out		•	Yes		
Tivanaomity				Mode On,				-			Yes		
			Partial	Mode On		e Mode On, Sleep Out Yes							
					Sleep 1	ln					Yes		
				Stat	tus				t Value				
Default			I	Power On		ce			13c				
				SW F					13c				
		HW Reset 7h3c											



# **6.4.5. Power Control 3 (C4h)**

C4h	Power Control 3  D/C RD WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX												
	X X												HEX
	X	X											
Command	0	1	1	XX	1	1	0	0	0	1	0	0	C4h
1 <sup>st</sup> Parameter	1	1	1	XX	X			vreg	l_vbn_	d[6:0]			3C
Description	the gra	Set the voltage level value to output the VREG2A OUT level, which is a reference level for the grayscale voltage level(Table is valid when vrh=0x28)           VREG2A=(vbn_d-vrh)*0.02-3.4           VREG2B=vbn_d*0.02+0.3           Vreg1_vbn_d[6:0]         VREG2A/V         VREG2B/V           7'h00         -4.2         0.3                N         N*0.02-4.2         N*0.02+0.3                7'h3C         -3         1.5                7'h7F         -1.66         2.84											l for
Restriction	Inter_	commar	nd should	be set hig	h to en	able th	is com	mand					
Register Availability			Normal Partial	Mode On Mode On, Mode On	, Idle N , Idle M	Iode Code Oode O	On, Slee ff, Slee	ep Out		,	lability Yes Yes Yes Yes	<i>y</i>	
Default			I	Stat	Sequen	ce		reg1_v	lt Value bn_d[6				
				SW F					13C		_		
	HW Reset 7'h3C												



# **6.4.6.** Power Control 4 (C9h)

C9h	Power Control 4  D/C RD WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX														
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
	X	X													
Command	0	1	1	XX	1	1	0	0	1	0	0	1	C9h		
1 <sup>st</sup> Parameter	1	1	1	XX	X	X			vrh	[5:0]			28		
	the gra	Set the voltage level value to output the VREG1A OUT level, which is a reference level for the grayscale voltage level. (Table is valid when vbp_d=0x3C and vbn_d=0x3C)  VREG1A=(vrh+vbp_d)*0.02+4  VREG2A=(vbn_d-vrh)*0.02-3.4  Vrh[5:0] VREG1A/V VREG2A/V  6'h00 5.2 -2.2													
Description		6'h00 5.2 -2.2													
Description															
			N			(N+60	)*0.02	+4		(100-	-N)*0.0	02-4.2			
			6'h28				6								
	<u> </u>		6'h3F				 5.46			-3.46					
									l						
Restriction	Inter_o	commar	nd should	be set hig	h to en	able th	is com	mand							
					C.					Α .	1 1 114				
			Normal	Mode On	Sta		off Sle	en Out			ilability Yes	<i>y</i>			
Register				Mode On	•						Yes				
Availability				Mode On,							Yes				
				Mode On						7	Yes				
					Sleep l	[n				Yes					
				Star	tus				t Value [5:0]	e					
Default			F	Power On	Sequen	ce			h28						
				SW F	Reset			6']	h28						
	HW Reset 6'h28														



# 6.4.7. Power Control 6 (ECh)

ECh															
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
	X	X													
Command	0	1	1	XX	1	1	1	0	1	1	0	0	ECh		
1 <sup>st</sup> Parameter	1	1	<b>↑</b>	XX		avdd	l_clk_ac	1[2:0		avee	_clk_ac	1[2:0]	33		
2 <sup>st</sup> Parameter	1	1	<b>↑</b>	XX						vcl_	clk_ad	[2:0]	02		
3 <sup>st</sup> Parameter	1	1	1	XX	Vg	h_clk	_ad[3:0	]	v	gl_clk	_ad[3:0	)]	88		
	Set the	Charge	Pump fro	equence o	utput(Fo	osc is	equal to	RC o	scillato	or)					
	7	vcl_clk		vcl_c	lk(Mhz	)	avee_c	e a	vee_clk	( av	dd_clk	avd	d_clk(		
		ad[2:0	]				lk_ad	[	Mhz)	_8	ad[2:0]	M	Ihz)		
							2:0]								
		3'h00		Fose	c*(3/4)		3'h00	Fo	osc*(2/4	1)	3'h00	Fosc*(2/4			
		3'h01		Fose	c*(4/4)		3'h01	Fo	osc*(3/4	1)	3'h01	Fosc	2*(3/4)		
		3'h02		Fos	c*(5/4)		3'h02	Fo	osc*(4/4	1)	3'h02	Fosc	:*(4/4)		
		3'h03		Fos	c*(6/4)		3'h03	Fo	osc*(5/4	1)	3'h03	Fosc	2*(5/4)		
		3'h04		Fos	c*(7/4)		3'h04	Fo	osc*(6/4	1)	) 3'h04		2*(6/4)		
		3'h05		Fos	c*(8/4)		3'h05	Fo	Fosc*(7/4)		Fosc*(7/4)		3'h05		e*(7/4)
		3'h06		Fos	c*(9/4)		3'h06	Fo	osc*(8/4	1)	3'h06	,			
		3'h07		Fosc	3'h07	Fo	osc*(9/4	1)			2*(9/4)				
	vgh_cl k_ad[3 :0]	R VE	gh_clk Mhz)	vgh_cl k_ad[3 :0]	vgh_ (Mh		vgl_cl _ad[3 0]	.   '	vgl_clk (Mhz)		gl_clk_ d[3:0]		clk(M nz)		
Description	4'h00			4'h08	Fosc*	(20/	4'h00				4'h08	Fos	c*(20/		
2 total paron	11100	Fos	c*(5/4)	11100	4)		11100		osc*(5/4		THOO		4)		
	4'h01		, ,	4'h09	Fosc*		4'h01	_		-	4'h09	-	c*(22/		
		Fos	c*(6/4)		4)			Fo	osc*(6/4	4)			4)		
	4'h02			4'h0a	Fosc*	(24/	4'h02				4'h0a	Fos	c*(24/		
		Fos	c*(8/4)		4)			Fo	osc*(8/4	4)			4)		
	4'h03	Fos	sc*(10/	4'h0b	Fosc*	(26/	4'h03	F	osc*(10	)/	4'h0b	Fos	c*(26/		
			4)		4)				4)				4)		
	4'h04	Fos	sc*(12/	4'h0c	Fosc*	(28/	4'h04	F	osc*(12	2/	4'h0c	Fos	c*(28/		
			4)		4)				4)				4)		
	4'h05	Fos	sc*(14/	4'h0d	Fosc*	(30/	4'h05	F	osc*(14	/	4'h0d		c*(30/		
			4)		4)				4)				4)		
	4'h06	Fos	sc*(16/	4'h0e	Fosc*	(40/	4'h06	F	osc*(16	5/	4'h0e	Fos	c*(40/		
			4)		4)				4)				4)		
	4'h07	Fos	sc*(18/	4'h0f	Fosc*	(50/	4'h07	F	osc*(18	3/	4'h0f	Fos	c*(50/		
			4)		4)				4)				4)		
Restriction	Inter_c	Inter_command should be set high to enable this command													



### GC9308 Datasheet

			Sta	tus	Availabil	ity
		Normal Mode (	On, Idle Mode Of	f, Sleep Out	Yes	
Register	Ī	Normal Mode	On, Idle Mode Or	ı, Sleep Out	Yes	
Availability	Ī	Partial Mode C	n, Idle Mode Off	S, Sleep Out	Yes	
		Partial Mode C	On, Idle Mode On	, Sleep Out	Yes	
	<u> </u>		Yes			
	_					<u>-</u>
			Γ	Default Value		
	Status	avdd_clk_ad[2	avee_clk_ad[	vcl_clk_ad[	vgh_clk_ad[	vgl_clk_ad[3
	Status	:0]	2:0]	2:0]	3:0]	:0]
Default	Power (	3'h3	3'h3	3'h2	4'h8	4'h8
	SW Res	set 3'h3	3'h3	3'h2	4'h8	4'h8
	HW Reset	3'h3	3'h3	3'h2	4'h8	4'h8



# 6.4.8. Power Control 7(A7h)

A7h	Power Control 7  D/C RD WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX												
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	X	X											
Command	0	1	1	XX	1	0	1	0	0	1	1	1	A7h
1 <sup>st</sup> Parameter	1	1	<b>↑</b>	XX	0	1	0	0		vdd_	ad[3:0	)]	48
	vdd_a	d: Set t	he voltage	e level val	RE lev	el,							
			vdd	_ad[3:0]	VCOR	E(	vdd_a	d[3:0]	l V	COR	E(		
					V)					V)			
				4'h00	1.483		4'h	80		1.994			
		4'h01 1.545 4'h09 2.109 4'h02 1.590 4'h0a 2.193											
Description				4'h02		2.193							
				4'h03	1.638			0b		2.286			
				4'h04	1.714		4'h			2.385			
				4'h05	1.279			0d		1.713			
				4'h06	1.859			0e		1.713			
				4'h07	1.925		4'r	nOf		1.713			
Restriction	Inter_c	commar	nd should	be set hig	h to enabl	e this	comm	and					
				Status Availab				ilabilit	zy				
			Normal	Mode On	, Idle Mod	le Of	f, Sleep	Out		`	Yes		
Register				Mode On							Yes		
Availability				Mode On,							Yes		
			Partial	Mode On,		le On	, Sleep	Out			Yes		
					Sleep In						Yes		
		Status Default Value											
							1	/dd_ac					
Default			Pov	wer On Se				4'b					
				SW Res		4'b48							
				HW Res	set			4'b	48				



# 6.4.9. Inter Register Enable1(FEh)

FEh	Inter register enable 1												
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	X	X											
Command	0	1	1	XX	1	1	1	1	1	1	1	0	FEh
Parameter	No Parameter												
Description	To set enable	This command is used for Inter_command controlling.  To set Inter_command high ,you should write Inter register enable 1 (FEh) and Inter register enable 2 (EFh) continuously.  Once Inter_command is set high, only hardware or software reset can turn it to low.  Inter_command is low  write command Inter register enable 1 (FEh)  write command Inter register enable 2 (EFh)  Inter_command is high  Sequential transfer											
Restriction													
Register Availability	Status  Normal Mode On, Idle Mode Off, Sleep Out  Normal Mode On, Idle Mode On, Sleep Out  Partial Mode On, Idle Mode Off, Sleep Out  Partial Mode On, Idle Mode On, Sleep Out  Sleep In							,	lability Yes Yes Yes Yes	y			
Default													



# **6.4.10.** Inter Register Enable2(EFh)

EFh	Inter register enable 2												
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	X	X											
Command	0	1	1	XX	1	1	1	0	1	1	1	1	EFh
Parameter	No Parameter												
Description	This command is used for Inter_command controlling.  To set Inter_command high ,you should write Inter register enable 1 (FEh) and Inter register enable 2 (EFh) continuously.  Once Inter_command is set high, only hardware or software reset can turn it to low.  Inter_command is low  write command Inter register enable 1 (FEh)  Display  write command Inter register enable 2 (EFh)  Mode  Inter_command is high										gister		
Restriction													
Register Availability		Status Availability  Normal Mode On, Idle Mode Off, Sleep Out Yes  Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes											
Default													



# 6.4.11. SET\_GAMMA1 (F0h)

F0h					SI	ET_GA	MMA	1						
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HE	
	X	X											X	
Command	0	1	1	XX	1	1	1	1	0	0	0	0	F0h	
					dig2g									
1 <sup>st</sup> Parameter	1	1	1	XX	ig2j0			dig	2gam_	vr1_n[	5:0]		80	
					0									
$2^{\rm nd}$				7777	dig2g			1.						
Parameter	1	1	1	XX	ig2j1			dig	2gam_	vr2_n[	5:0]		03	
3 <sup>st</sup> Parameter	1	1	•	VV	0	] 			1:-0		[4.0]	1	00	
3 Parameter	1	1	<u></u>	XX					aigzga	ım_vr4	_n[4:0]	]	08	
Parameter	1	1	1	XX					dig2gam_vr6_n[4:0]					
5 <sup>st</sup> Parameter	1	1	<b>↑</b>	XX	dig	l 2gam s	vr0_n[3	<u> </u> 3·01	dig	ig2gam_vr13_n[3:0]				
6 <sup>nd</sup>	1	1	<u> </u>	XX	uigz								05	
Parameter	1	1	1	1111			(	dig2ga	m_vr20	)_n[6:0	)]		2B	
	dig2ga	m dig2	l 2i0 n[1:0]	: γ gradier	nt adjus	tment r	egister	for ne						
	dig2gam_dig2j0_n[1:0]: γ gradient adjustment register for negative polarity dig2gam_dig2j1_n[1:0]: γ gradient adjustment register for negative polarity													
	dig2gam_vr0_n[3:0]: γ gradient adjustment register for negative polarity													
	dig2ga	m_vr1_	n[5:0]: γ	gradient a	djustme	ent regi	ster fo	r negat	ive pol	arity				
Description	dig2ga	m_vr2_	_n[5:0]: γ	gradient a	djustme	ent regi	ster fo	r negat	ive pol	arity				
	dig2ga	m_vr4_	_n[4:0]: γ	gradient a	djustme	ent regi	ster fo	r negat	ive pol	arity				
	dig2ga	m_vr6_	_n[4:0]: γ	gradient a	djustme	ent regi	ster fo	r negat	ive pol	arity				
	dig2gam_vr13_n[3:0]: γ gradient adjustment register for negative polarity													
				gradient					ative po	olarity				
Restriction	Inter_c	comman	nd should	be set high	h to ena	ble thi	s comn	nand						
												_		
			Status  Normal Mode On, Idle Mode Off, Sleep Out								ability			
											es			
Register				Mode On,							es			
Availability		Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out									Yes			
			Partial .				ı, Sleep	Out			es			
					Sleep I	n				Y	es			



#### GC9308 Datasheet

GC9308 Datasi				Default	Value					
	Status	dig2gam_d ig2j0_n[1: 0]	dig2gam_ dig2j1_n[ 1:0]	dig2gam_ vr0_n[3:0]	dig2gam_ vr1_n[5:0]	dig2gam_ vr2_n[5:0]	dig2gam_ vr4_n[4:0]			
Default	Power On Sequence	2'h02	2'h00	4'h00	6'h00	6'h03	5'h08			
	SW Reset	2'h02	2'h00	4'h00	6'h00	6'h03	5'h08			
	HW Reset	2'h02	2'h00	4'h00	6'h00	6'h03	5'h08			
		Default Value								
	Status	dig2gam_v r6_n[4:0]	dig2gam_ vr13_n[3: 0]	dig2gam_ vr20_n[6: 0]						
Default	Power On Sequence	5'h06	4'h05	7'h2b						
	Bequence									
	SW Reset	5'h06	4'h05	7'h2b						



## **6.4.12. SET\_GAMMA2** (F1h)

F1h		SET_GAMMA2											
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HE
	X	X											X
Command	0	1	1	XX	1	1	1	1	0	0	0	1	F1h
1 <sup>st</sup> Parameter	1	1	1	XX			(	dig2ga	m_vr43	3_n[6:0	)]		41
2 <sup>nd</sup> Parameter	1	1	$\uparrow$	XX	dig2g	am_vr 2:0]	27_n[	(	dig2gaı	m_vr57	7_n[4:0	]	97
3 <sup>st</sup> Parameter	1	1	1	XX	dig2g	am_vr 2:0]	36_n[		dig2gaı	m_vr59	9_n[4:0	]	98
4 <sup>nd</sup> Parameter	1	1	1	XX				dig2	2gam_v	/r61_n	[5:0]		13
5 <sup>st</sup> Parameter	1	1	1	XX				dig2	2gam_v	/r62_n	[5:0]		17
6 <sup>nd</sup> Parameter	1	1	1	XX	dig2	gam_v	r50_n[	[3:0]	dig2	2gam_v	/r63_n	[3:0]	CD
Description	dig2ga dig2ga dig2ga dig2ga dig2ga dig2ga dig2ga	dig2gam_vr43_p[6:0]: γ gradient adjustment register for negative polarity dig2gam_vr27_p[2:0]: γ gradient adjustment register for negative polarity dig2gam_vr57_p[4:0]: γ gradient adjustment register for negative polarity dig2gam_vr59_p[4:0]: γ gradient adjustment register for negative polarity dig2gam_vr36_p[2:0]: γ gradient adjustment register for negative polarity dig2gam_vr61_p[5:0]: γ gradient adjustment register for negative polarity dig2gam_vr62_p[5:0]: γ gradient adjustment register for negative polarity dig2gam_vr50_p[3:0]: γ gradient adjustment register for negative polarity dig2gam_vr63_p[3:0]: γ gradient adjustment register for negative polarity											
Restriction	Inter_c	comman	d should	be set high	n to ena	ble thi	s comn	nand					
Register Availability			Normal Partial	Status Availability  rmal Mode On, Idle Mode Off, Sleep Out Yes  rmal Mo e On, Idle Mode On, Sleep Out Yes  rtial Mode On, Idle Mode Off, Sleep Out Yes  rtial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes									



				Default	t Value							
Default	Status	dig2gam_v r43_p[6:0]	dig2gam_ vr27_p[2: 0]	dig2gam_ vr57_p[4: 0]	dig2gam_ vr59_p[4: 0]	dig2gam_ vr36_p[2: 0]	dig2gam_ vr61_p[5: 0]					
Derauit	Power On Sequence	7'h41	3'h04	5'h17	5'h18	3'h04	6'h13					
	SW Reset	7'h41	3'h04	5'h17	5'h18	3'h04	6'h13					
	HW Reset	7'h41	3'h04	5'h17	5'h18	3'h04	6'h13					
			Default Value									
	Status	dig2gam_v r62_p[5:0]	dig2gam_ vr50_p[3: 0]	dig2gam_ vr63_p[3: 0]								
Default	Power On Sequence	6'h17	4'h0C	4'h0D								
	SW Reset	6'h17	4'h0C	4'h0D								
	HW Reset	6'h17	4'h0C	4'h0D								



## **6.4.13. SET\_GAMMA3** (**F2h**)

F2h		SET_GAMMA3											
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HE
	X	X											X
Command	0	1	<b>↑</b>	XX	1	1	1	1	0	0	1	0	F2h
. ct _					dig2g				_				
1 <sup>st</sup> Parameter	1	1	<b>↑</b>	XX	ig2j0_ 0	-		dig	2gam_	vrl_p[	5:0]		40
2 <sup>nd</sup>					dig2g	am_d							
Parameter	1	1	<b>↑</b>	XX	ig2j1	-		dig	2gam_	vr2_p[	5:0]		03
					0	]	I						
3 <sup>st</sup> Parameter	1	1	<b>↑</b>	XX					dig2ga	ım_vr4	_p[4:0]		08
4 <sup>nd</sup> Parameter	1	1	1	XX					dig2ga	ım_vr6	_p[4:0]	]	0B
5 <sup>st</sup> Parameter	1	1	<u> </u>	XX	dia	laam x	/ /r0_p[3	 R•∩1	dia	) gam x	/r13_p[	3.01	08
6 <sup>nd</sup>	1	1		XX	uigz	zgam_v	vio_p[.	).U]	uigz	zgam_v	/113_p <sub>[</sub>	3.0]	08
Parameter	1	1	<b>↑</b>	ΛΛ			(	dig2ga	m_vr20	)_p[6:0	)]		2E
Description	dig2gam_dig2j0_p[1:0]: γ gradient adjustment register for positive polarity dig2gam_vr1_p[5:0]: γ gradient adjustment register for positive polarity dig2gam_vr2_p[5:0]: γ gradient adjustment register for positive polarity dig2gam_vr2_p[5:0]: γ gradient adjustment register for positive polarity dig2gam_vr4_p[4:0]: γ gradient adjustment register for positive polarity dig2gam_vr6_p[4:0]: γ gradient adjustment register for positive polarity dig2gam_vr0_p[3:0]: γ gradient adjustment register for positive polarity dig2gam_vr13_p[3:0]: γ gradient adjustment register for positive polarity dig2gam_vr20_p[6:0]: γ gradient adjustment register for positive polarity												
Restriction	Inter_c	omman	d should	be set higl	n to ena	ble thi	s comn	nand					
					Stat	us				Avail	ability		
			Normal	Mode On,	On, Idle M de Off, Sleep Out Yes								
Register			Normal	Mode On	On, Idle Mode On, Sleep Out Yes								
Availability			Partial l	Mode On,	, Idle Mode Off, Sleep Out Yes								
			Partial Mode On, Idle Mode On, Sleep Out					e On, Sleep Out Yes					
					Sleep I	n	Yes						



				Default	Value					
		dig2gam_d	dig2gam_	dig2gam_	dig2gam_	dig2gam_	dig2gam_			
	Status	ig2j0_p[1:	dig2j1_p[	vr1_p[5:0]	vr2_p[5:0]	vr4_p[4:0]	vr6_p[4:0]			
Default		0]	1:0]							
Default	Power On	2'h01	2'h00	6'h00	6'h03	5'h08	5'h0B			
	Sequence	2 1101	2 1100	0 1100	0 1103	3 1108	3 1100			
	SW Reset	2'h01	2'h00	6'h00	6'h03	5'h08	5'h0B			
	HW	2'h01	2'h00	6'h00	6'h03	5'h08	5'h0B			
	Reset	2 1101	2 1100	0 1100	0 1103	3 1108	3 11015			
		Default Value								
		dig2gam_v	dig2gam_	dig2gam_						
	Status	r0_p[3:0]	vr13_p[3:	vr20_p[6:						
		10_p[3.0]	0]	0]						
Default	Power On	4'h00	4'h08	7'h2E						
	Sequence	4 1100	4 1100	/ 11215						
	SW Reset	4'h00	4'h08	7'h2E						
	HW	4'h00	4'h08	7'h2E						
	Reset	4 1100	4 1100	/ 11215						



## **6.4.14. SET\_GAMMA4** (**F3h**)

F3h		SET_GAMMA4											
	D/C	RD	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HE
	X	X											X
Command	0	1	1	XX	1	1	1	1	0	0	1	1	F3h
1 <sup>st</sup> Parameter	1	1	1	XX			(	dig2ga	m_vr43	3_p[6:0	)]		3F
2 <sup>nd</sup> Parameter	1	1	<b>↑</b>	XX	dig2g	am_vr2 2:0]	27_p[	(	dig2gaı	m_vr57	'_p[4:0	]	98
3 <sup>st</sup> Parameter	1	1	1	XX	dig2g	am_vr. 2:0]	36_p[	(	dig2gaı	n_vr59	_p[4:0	]	B4
4 <sup>nd</sup> Parameter	1	1	1	XX				dig2	2gam_v	/r61_p	[5:0]		14
5 <sup>st</sup> Parameter	1	1	1	XX				dig	2gam_v	/r62_p	[5:0]		18
6 <sup>nd</sup> Parameter	1	1	1	XX	dig2	gam_v	r50_p[	[3:0]	dig2	2gam_v	vr63_p	[3:0]	CD
Description	dig2ga dig2ga dig2ga dig2ga dig2ga dig2ga dig2ga	am_vr43_p[6:0]: γ gradient adjustment register for positive polarity am_vr27_p[2:0]: γ gradient adjustment register for positive polarity am_vr57_p[4:0]: γ gradient adjustment register for positive polarity am_vr36_p[2:0]: γ gradient adjustment register for positive polarity am_vr59_p[4:0]: γ gradient adjustment register for positive polarity am_vr61_p[5:0]: γ gradient adjustment register for positive polarity am_vr62_p[5:0]: γ gradient adjustment register for positive polarity am_vr50_p[3:0]: γ gradient adjustment register for positive polarity am_vr63_p[3:0]: γ gradient adjustment register for positive polarity											
Restriction	Inter_c	ommar	d should	be set high	h to ena	ble thi	s comn	nand					
Register Availability			Status Avail bility  Normal Mode On, Idle Mode Off, Sleep Out Yes  Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes										



				Default	t Value					
		dialaam v	dig2gam_	dig2gam_	dig2gam_	dig2gam_	dig2gam_			
	Status	dig2gam_v	vr27_p[2:	vr57_p[4:	vr36_p[2:	vr59_p[4:	vr61_p[5:			
Default		r43_p[6:0]	0]	0]	0]	0]	0]			
Derauit	Power On Sequence	7'h3F	3'h04	5'h18	3'h05	5'h14	6'h14			
	SW Reset	7'h3F	3'h04	5'h18	3'h05	5'h14	6'h14			
	HW	7'h3F	3'h04	5'h18	3'h05	5'h14	6'h14			
	Reset	/ 1131	3 1104	3 1110	3 1103	3 1114	0 1114			
		Default Value								
		dialaam v	dig2gam_	dig2gam_						
	Status	dig2gam_v r62_p[5:0]	vr50_p[3:	vr63_p[3:						
		102_p[3.0]	0]	0]						
Default	Power On	6'h18	4'h0C	4'h0D						
	Sequence	0 1110	4 1100	4 11012						
	SW Reset	6'h18	4'h0C	4'h0D						
	HW Reset	6'h18	4'h0C	4'h0D						



## 7. Electrical Characteristics

### 7.1. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When GC9308 is used out of the absolute maximum ratings, GC9308 may be permanently damaged. To use GC9308 within the following electrical characteristics limitation is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, GC9308 will malfunction and cause poor reliability.

Table43.

Item	Symbol	Unit	Value
Supply voltage	VCI	V	-0.3~+4.6
Supply voltage(Logic)	IOVCC	V	-0.3~+4.6
Supply voltage(Digital)	VCORE	V	-0.3~+2.0
Driver supply voltage	VGH-VGL	V	-0.3~+32.0
Logic input voltage range	VIN	V	-0.3~IOVCC+0.3
Logic output voltage range	VO	V	-0.3~IOVCC+0.3
Operation temperature	Topr	$^{\circ}$	-40~+80
Storage temperature	Tstg	$^{\circ}$ C	-55~+110

Note: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.



### 7.2. DC Characteristics

**General DC Characteristics** 

#### Table44.

Item	Symbol	Unit	Condition	Min.	Typ.	Max.	Note
		Power	and Operation Vo	ltage			
Analog Operating Voltage	VCI	V	Operating voltage	2.5	2.8	3.3	Note2
Logic Operating Voltage	IOVCC	V	I/O supply voltage	1.65	2.8	3.3	Note2
Digital Operating voltage	VCORE	V	Digital supply voltage	-	1.34	-	Note2
Gate Driver High Voltage	VGH	V	-	10.0	-	12.0	Note3
Gate Driver Low Voltage	VGL	V	-	-11.0	-	-9.0	Note3
Driver Supply Voltage	-	V	VGH-VGL	19	-	23	Note3
			Input and Output				
Logic High Level Input Voltage	VIH	V	-	0.7*IO VCC	-	IOVCC	Note1,2,3
Logic Low Level Input Voltage	VIL	V	-	VSSC	-	0.3*IO VCC	Note1,2,3
Logic High Level Output Voltage	VOH	V	IOL=-1.0mA	0.8*IO VCC	-	IOVCC	Note1,2,3
Logic Low Level Output Voltage	VOL	V	IOL=1.0mA	VSSC	-	0.2*IO VCC	Note1,2,3
Logic High Level Input Current	ШН	uA	-	-	-	1	Note1,2,3
Logic Low Level Input Current	IIL	uA	-	-1	-	-	Note1,2,3
Logic Input Leakage Current	ILEA	uA	VIN=IOVCC or VSSC	-0.1	-	+0.1	Note1,2,3
			Source Driver				
Source Output Range	Vsout	V	-	VREG 2	-	VREG 1	Note4

Note 1: IOVCC=1.65 to 3.3V, VCI=2.5 to 3.3V, AGND=VSS=0V, Ta=-30 to 70 (to +85 no damage)  $^{\circ}$ C

Note2: Please supply digital IOVCC voltage equal or less than analog VCI voltage.

Note3: CSX, RDX, WRX, D[17:0], D/CX, RESX, TE, DOTCLK, VSYNC, HSYNC, DE, SDA, SCL, IM3, IM2, IM1,IM0, and Test pins.

Note4: When the measurements are performed with LCD module. Measurement Points are like Note3.

Note5: VCI=2.6V



Note6: VCI=3.3V

Note7: The Max. Value is between with Note 4 measure point and Gamma setting value



### 7.3. AC Characteristics

# 7.3.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I )

Figure 90.




Table45.


				ma	Uni	
Signal	Symbol	Parameter	min	X	t	Description
DCX	tast	Address setup time	0	-	ns	
DCA	taht	Address hold time(Write/Read)	0	-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time(Write)	15	-	ns	
CSX	trcs	Chip Select setup time(Read ID)	45	-	ns	
	tresfm	Chip Select setup time(Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write Cycle	66	-	ns	
WRX	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
DDV/EM	trcfm	Read Cycle (FM)	380	-	ns	
RDX(FM	trdhfm	Read Control H duration(FM)	180	-	ns	
)	trdlfm	Read Control L duration(FM)	200	-	ns	
	trc	Read Cycle (ID)	160	-	ns	
RDX(ID)	trdh	Read Control H pulse duration	90	-	ns	
_	trdl	Read Control L pulse duration	70	-	ns	
D[17:0],	tdst	Write data setup time	10	-	ns	For maximum
D[15:0],	tdht	Write data hold time	10	_	ns	CL=30pF

#### GC9308 Datasheet

D[8:0],	trat	Read access time	ı	40	ns	For minimum
D[7:0]	tratfm	Read access time	-	340	ns	CL=8pF
	trod	Read output disable time	20	80	ns	


*Note:* Ta = -30 to 70 °C, IOVCC = 1.65V to 3.3V, VCI = 2.5V to 3.3V, VSS = 0V

Figure91.




#### CSX timings:

#### Figure 92.



*Note:* Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals. Write to read or read to write timings:

Figure 92.



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.



# 7.3.2. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- $\rm II$ )

Figure93.





Table46.

Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
DCA	taht	Address hold time(Write/Read)	0	-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time(Write)	15	-	ns	
CSX	tres	Chip Select setup time(Read ID)	45	-	ns	
	tresfm	Chip Select setup time(Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write Cycle	66	-	ns	
WRX	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
DDV/EM	trcfm	Read Cycle (FM)	380	-	ns	
RDX(FM	trdhfm	Read Control H duration(FM)	180	-	ns	
,	trdlfm	Read Control L duration(FM)	200	-	ns	
	trc	Read Cycle (ID)	160	-	ns	
RDX(ID)	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	70	-	ns	
D[17:0],	tdst	Write data setup time	10	-	ns	
D[17:10]	tdht	Write data hold time	10	-	ns	For maximum
&D[8:1],	trat	Read access time	-	40	ns	CL=30pF For
D[17:10]	tratfm	Read access time	-	340	ns	minimum CL=8pF
,D[17:9]	,D[17:9] trod Read output disable time			80	ns	

*Note:* Ta = -30 to 70 °C, IOVCC = 1.65V to 3.3V, VCI = 2.5V to 3.3V, VSS = 0V.




#### Figure94.




#### CSX timings:

#### Figure 95.



*Note:* Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals. Write to read or read to write timings:

#### Figure96.



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.



# 7.3.3. Display Serial Interface Timing Characteristics (3-line SPI system)

Figure 97.





Table47.

					Uni	
Signal	Symbol	Parameter	min	max	t	Description
SCL	tscycw	Serial Clock Cycle (Write)	10	-	ns	
	tshw	SCL "H" Pulse Width (Write)	5	-	ns	
	tslw	SCL "L" Pulse Width (Write)	5	-	ns	
	tscycr	Serial Clock Cycle (Read)	150	-	ns	
	tshr	SCL "H" Pulse Width (Read)	60	-	ns	
	tslr	SCL "L" Pulse Width (Read)	60	-	ns	
SDA/SDI	tsds	Data setup time (Write)	5	-	ns	
(Input)	tsdh	Data hold time (Write)	5	-	ns	
SDA/SD0(Outp						
)	tacc	Access time (Read)	10	-	ns	
CSX	tscc	SCL-CSX	10	-	ns	
	tchw	CSX "H" Pulse Width	10	-	ns	
	tcss		20	-	ns	
	tcsh	CSX-SCL Time	40	-	ns	

Note: Ta = 25 °C, IOVCC=1.65V to 3.3V, VCI=2.5V to 3.3V, VSSA=VSSC=0V Figure 98.





# 7.3.4. Display Serial Interface Timing Characteristics (4-line SPI system)

Figure 98.





Table48.

Signal	Symbol	Parameter	min	max	Unit	Description
CSX	tcss	Chip select time (Write)	20	-	ns	
	tcsh	Chip select hold time (Read)	40	-	ns	
SCL	twc	Serial Clock Cycle (Write)	10	-	ns	
	twrh	SCL "H" Pulse Width (Write)	5	-	ns	
	twrl	SCL "L" Pulse Width (Write)	5	-	ns	
	trc	Serial Clock Cycle (Read)	150	-	ns	
	trdh	SCL "H" Pulse Width (Read)	60	-	ns	
	trdl	SCL "L" Pulse Width (Read)	60	-	ns	
D/CX	tas	D/CX setup time	10	-	ns	
	tah	D/CX hold time (Write/Read)	10	-	ns	
SDA/SDI	tds	Data setup time (Write)	5	-	ns	
(Input)	tdh	Data hold time (Write)	5	-	ns	
SDA/SD0						
(Output)	tacc	Access time (Read)	10	-	ns	

Note: Ta = 25 °C, IOVCC=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V Figure99.





## 7.3.5. Parallel 18/16/6-bit RGB Interface Timing Characteristics

#### Figure 100.




Table49.

				ma	Uni	
Signal	Symbol	Parameter	min	X	t	Description
VSYNC/HSYN	tsyncs	VSYNC/HSYNC setup time	15	-	ns	18/16-bit bus RGB interface mode
С	tsynch	VSYNC/HSYNC hold time	15	1	ns	
DE	tens	DE setup time	15	-	ns	
	tenh	DE hold time	15	-	ns	
D[17:0]	tpos	Data setup time	15	ı	ns	
	tpdh	Date hold time	15	-	ns	
	PWDH	DOTCLK high-level period	15	ı	ns	
	PWDL	DOTCLK low-level period	15	-	ns	
DOTCLK	tcycd	DOTCLK cycle time	100	-	ns	
		DOTCLK,HSYNC,VSYNC rise/fall				
	trgbr,trgbf	time	ı	15	ns	
VSYNC/HSYN	tsyncs	VSYNC/HSYNC setup time	15	1	ns	
С	tsynch	VSYNC/HSYNC hold time	15	-	ns	6-bit bus RGB interface mode
DE	tens	DE setup time	15	-	ns	
	tenh	DE hold time	15	ı	ns	
D[17:0]	tpos	Data setup time	15	-	ns	
	tpdh	Date hold time	15	-	ns	
	PWDH	DOTCLK high-level pulse period	15	-	ns	
DOTCLK	PWDL	DOTCLK low-level pulse period	15	-	ns	
	tcycd	DOTCLK cycle time	100	ı	ns	
		DOTCLK,HSYNC,VSYNC rise/fall		_		
	trgbr,trgbf	time	-	15	ns	

*Note: Ta = -30 to 70 °C, IOVCC=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V* 



### Figure 101.

