



CSMC QRA CONTROLLED

Ver#: 0F10

REFERENCE ONLY (FOR FAB2)

**REVISION UNAVAILABLE** 

# 0.153um 5V CMOS EN Process Technology Topological Design Rule

Document #: WTD-83D0NZ(2)

1-68





				_	_	-
۱/ <sub>~</sub>	-	_	n#:	$^{\circ}$	_4	-

Catalo	g
--------	---

		_
1.0	Purpose:  Reference:  Technology overview:	4
2.0	Reference:	4
3.0	lechnology overview:	4
4.0	General layer information:	<del>4</del>
	4.1 Drawing layer table	4
	4.2 Mask Information	6
	4.3 Special Layer for Logic Operation	6
	4.4 Layout Figures Legend	
- ^	4.5 Definition of the Layout Layers	
5.0	Topological Design Rule	9
	5.2 TO (Active)	
	5.4 SN (N+ implant area)	14 16
	5.5 SP (P+ implant)	
	5.6 SI (SAB-Salicide Block)	
	5.7 W1 (Contact)	
	5.8 A1 (Metal 1)	
	5.9 Wn (VIAn-1, n=2, 3, 4, 5)	
	5.10 WT (Top Via)	24
	5.11 An (Metal n . n=2. 3. 4. 5)	25
	5.11 An (Metal n , n=2, 3, 4, 5)	
	5.13 CP (Bonding Pad)	27
	5.14 DN (Deep N-well)	28
	5.15 PWB (P-Well Block )	29
	5.16 HR (Poly High Resistor implant)	30
	5.17 Diode	31
	5.17.1 5V P+/NW Diode (Dppnw)	31
	5.17.2 5V N+/PW Diode(Dnppw)	
	5.17.3 5V NW/PW Diode (Dnwpw)	32
	5.17.4 5V N+/Psub diode (Dnppsub)	
	5.17.5 5V NW/Psub Diode (Dnwpsub)	33
	5.17.6 5V DN(NW)/Psub Diode (Ddnwpsub)	34
	5.17.7 DN/PW(Psub) Diode (Ddnpwpsub)	35
	5.17.7 DN/PW(Psub) Diode (Ddnpwpsub)	36
	5.18 CT (MIM Capacitor Top)	36
	5.19 MT (Dual MIM Capacitor Top 78:2)	39
	5.20 MOM Capacitor	41
	5.21 TT (Thick Top Metal)	43
	5.19 MT (Dual MIM Capacitor Top 78:2) 5.20 MOM Capacitor 5.21 TT (Thick Top Metal) TT (Thick Top Metal-25K)	43
	TT (Thick Top Metal-35K)	44
	5.22 Seal ring (Scribe Line Guard Ring)	46
	5.23 Placement and Electrical Connection of Seal Ring	
	5.23.1 Seal ring space to any other circuits:	
	5.23.2 Seal ring and Vss bus:	
	5.24 Power Supply Routing	
	5.24.1 Slots of Metal lines:	
	5.25 Metal Slotting Rules	
	5.25.1 Stacking Slot Layout	
	5.25.2 Schematic diagram for staggered start	
	5.27 GTDUM (GT Dummy)	
	5.28 AnDUM (Metal Dummy)	
	5.29 Current Density Specification	
	5.29.1 Metal line	
	5.29.2 W1,Wn (n=2, 3, 4, 5) and WT	

Document #: WTD-83D0NZ(2)

2-68

Confidential

The information contained herein is the exclusive property of CSMC and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of CSMC. Electronic versions are uncontrolled except when accessed directly from Document Center. Printed versions are uncontrolled except when stamped "DO NOT COPY" in red.



	E 00 0 00 1 14/4 1/14		F-7
	5.29.3 Stack W1/VIA		57 58
	5.30 Antenna		58
	5.31 Power NMOS		59 60
6.0	ESD design guideline:		60
	6.1 5V GGNMOS (esc	d mn5 io 3t/esd mn5 io 5t)	63
			64
		mn5 nn 3t)	65
	6.4 5V GGNMOS ISC	and CRNMOS ISO	66
7.0	Decrease to a majoritor mark	and Grivinos_130	
7.0 8.0	Document correlation mat	rix:	68 68
_	ment # : WTD-83D0NZ(2)	3-68	Confidential





Version#: 0F10

### 1.0 Purpose:

This document provides the necessary information of the topological layout rules for 0.153um 5V CMOS EN Process technology.

### 2.0 Reference:

Item	Document name
Design	0.153um 5V CMOS EN Process Topological Design Rule -FAB2
rule	
Mask	0.153um 5V CMOS EN Process Mask Tooling Information -FAB2
tooling	
Spice	C1513X50V01_20181206.zip
model	
PDK	0d153um_5V_CMOS_EN_Process_design_Kit_Fab2_20181206.zip
Command	CSMC0d153um_5V_CMOS_EN_Calibre_File_Fab2_20181130.zip
file	
Mismatch	
report	0.153um CMOS EN Process Device Mismatch Characterization Report-FAB2
STD	0.153um_CMOS_EN_1P6M_Process_5V_9T_Core_StandardCell_Library-with_GDS_20181207.tar.gz
library	
IP	

### 3.0 Technology overview:

Process information:

Process Name: C151XX50XXXX CMOS EN Process

Technology: 0.15um

Number of Poly Layers: 1

Number of Metal Layer: 2~6

Process Description: 0.153um Poly Gate CMOS EN 1P6M Process

Poly Gate Type: Co-Salicide Gate
Operation Voltage: Core device 5V

### 4.0 General layer information:

### 4.1 Drawing layer table

Sco	pe:			
0.153um 5V CMOS EN Process				
No ·	Layer	Layer No.	Digitized Tone	Description
1	Active	2	Dark	Active
2	N-well	1	Clear	N-Well implant
3	Poly	3	Dark	Gate of the N & P channel
4	N+	5	Clear	N+ implant
5	P+	4	Clear	P+ implant
6	SAB	25	Dark	Salicide Block
7	Contact	6	Clear	Metal 1 Contact to Poly or Active
8	Metal1	7	Dark	Metal1 interconnect
9	Via1	8	Clear	Metal1 Contact to Metal2
10	Metal2	9	Dark	Metal2 interconnect
11	Via2	40	Clear	Metal2 Contact to Metal3
12	Metal3	41	Dark	Metal3 interconnect
13	Via3	) 61	Clear	Metal3 Contact to Metal4
14	Metal4	62	Dark	Metal4 interconnect
15	Via4	91	Clear	Metal4 Contact to Meta5
16	Metal5	92	Dark	Metal5 interconnect



17	0.153um 5V CMOS	SEN Proce	ss Technolog	y Topological Design Rule Version#: 0F10
17	Top Via	93	Clear	Metal5 Contact to Top Metal
18	Top Metal	94	Dark	Top Metal interconnect
19	Pad	10	Clear	Bond Pad opening
	optional Layout	-		
1	Deep N-well	55	Clear	P-well isolated for NMOS and parasitic VNPN
2	High resistor	33	Clear	Poly High Resistor implant
3	MIM	78	Dark	MIM Capacitor Top
4	MT	78:2	Dark	Dual MIM Capacitor Top
5	Top Thick Metal	86	Dark	Top Thick Metal
6	PWB	31		P-well block layer for Native NMOS region
7	NWDMY	112	>	Defines the N-well resistor region and to prevent adding dummy active on N-well resistor region
8	DUMBM	157	5	Block layer for Dummy operation on all Metal
9	DUMBP	158	7	Block layer for Dummy operation on all Poly
10	DUMBA	159	,	Block layer for Dummy operation on all active
11	NODMF	160		Block layer for all dummy operations
12	NOOPC	181		Block layer for all OPC operations
13	HT	185		Mark layer for PSM area, half tone
				e chilles earth and the chilles are a season
			20	



Version#: 0F10

### 4.2 Mask Information

Sco	Scope:						
	0.153um 5V CMOS EN Process						
No	Mask ID	Layer	Digitized Area	Digitized Tone	Drawn/ Generated	Description	
Е	Baseline I	Layout Laye	er				
1	TO	Active	Active	Dark	Drawn	Active	
2	TB	N-well	N-well	Clear	Drawn	N-Well implant	
3	PT	P-well	N-well	Dark	Generated	P-Well implant	
7	GT	Poly	Poly	Dark	Drawn	Gate of the N & P channel	
8	SN	N+	N+	Clear	Drawn	N+ implant	
9	SP	P+	P+	Clear	Drawn	P+ implant	
10	SI	SAB	SAB	Dark	Drawn	Salicide Block	
11	W1	Contact	Contact	Clear	Drawn	Metal 1 Contact to Poly or Active	
12	A1	Metal1	Metal1	Dark	Drawn	Metal1 interconnect	
13	W2	Via1	Via1	Clear	Drawn	Metal1 Contact to Metal2	
14	A2	Metal2	Metal2	Dark	Drawn	Metal2 interconnect	
15	W3	Via2 🧷	Via2	Clear	Drawn	Metal2 Contact to Metal3	
16	А3	Metal3	Metal3	Dark	Drawn	Metal3 interconnect	
17	W4	Via3	Via3	Clear	Drawn	Metal3 Contact to Metal4	
18	A4	Metal4	Metal4	Dark	Drawn	Metal4 interconnect	
19	W5	Via4	Via4	Clear	Drawn	Metal4 Contact to Meta5	
20	A5	Metal5	Metal5	Dark	Drawn	Metal5 interconnect	
21	WT	Top Via	Top Via	Clear	Drawn	Metal5 Contact to Top Metal	
22	AT	Top Metal	Top Metal	Dark	Drawn	Top Metal interconnect	
23	CP	Pad	Pad	Clear	Drawn	Bond Pad opening	
	ptional L	ayout Laye	r				
24	DN	Deep N-well	Deep N-well	Clear	Drawn	Isolated P-well for NMOS and parasitic VNPN	
25	HR	High resistor	High resistor	Clear	Drawn	Poly High Resistor implant	
27	CT	MIM	MIM	Dark	Drawn	MIM Capacitor Top	
28	MT	Dual MIM	Dual MIM	Dark	Drawn	Dual MIM Capacitor Top	
29	TT	Top Thick Metal	Top Thick Metal	Dark	Drawn	Top Thick Metal	

### 4.3 Special Layer for Logic Operation

Drawi	Drawing Layer only for Logic Operation					
No.	Layer Name	Layer No.	Description			
1	PWB	31	P-well block layer for Native NMOS region			
3	FU*	81	Fuse mark layer			
4	NWDMY	112	Defines the N-well resistor region and to prevent adding dummy active on N-well resistor region			
5	INDUM	117	Inductor mark layer			
6	MCTM	151	MIM Capacitor top plate mark layer			
9	DUMBM	457	Block layer for Dummy operation on all Metal			
10	DUMBP	158	Block layer for Dummy operation on all Poly			
11	DUMBA	159	Block layer for Dummy operation on all Active			
12	NODMF (	160	Block layer for all dummy operations			
Gener	Generated Layer after Logic Operation					
No.	Layer Name	Layer No.	Description			
1	TODUM	148	Generated layer for dummy Active			



INSTRUCTIONS

<u>Title: 0.</u>	<u>153um 5V CMOS EN P</u>	<u>rocess_Techn</u>	ology Topological Design Rule	Version#: 0F10
2	GTDUM	149	Generated layer for dummy Poly	
3	A1DUM	170	Generated layer for dummy A1	
4	A2DUM	171	Generated layer for dummy A2	
5	A3DUM	172	Generated layer for dummy A3	
6	A4DUM	173	Generated layer for dummy A4	
7	A5DUM	174	Generated layer for dummy A5	
8	ATDUM	175	Generated layer for dummy AT	
9	TTDUM	176	Generated layer for dummy TT	

<sup>\*</sup> All fuse structure (such as poly and metal fuse) need add FU mark layer to avoid adding TO, GT and metal dummy. For poly Fuse, please refer to "Electrical Poly1 Fuse Design Guideline for 5V Operating Voltage-FAB2"


## 4.4 Layout Figures Legend TO TB HV GT SN SP SI W1 A1 WM AN WT AT CP DNW MN MP HR CT TT NWDMY PWB MCTM FU RNDMY RPDMY INDUM DUMBA DUMBP DUMBM NODMF TODUM GTDUM ANDUM





Version#: 0F10

### 4.5 Definition of the Layout Layers



Document #: WTD-83D0NZ(2)



WORK INSTRUCTIONS

Title: 0.153um 5V CMOS EN Process Technology Topological Design Rule


Version#: 0F10

### 5.0 Topological Design Rule

### I Baseline Layer Layout Design Rule

### 5.1 TB (N-well)

No.	Description	Rule(um)
а	Minimum width of TB	0.8
b1	Minimum space of TB with different potential.	1.53
ы	Minimum space of TB (on the same TO) with different potential.	1.8
b2	Minimum space of TB with the same potential. Merge if space is less than 0.6um	8.0
С	Minimum width of hot TB (not connect to the most positive power supply)	1.784
d	Minimum area: 4.0um <sup>2</sup>	
е	TO between two TB area is not allowed while the TB space ≤0.96um	






Version#: 0F10

### **N-well Resistor**

No.	Description	Rule(um)
а	Minimum extension of TO beyond TB	0.85
b	Minimum extension of TB region beyond W1 with salicide	0.254
С	Minimum clearance from TB region to SI	0.254
d	Minimum extension of SI beyond TO	0.186
е	Minimum overlap of SN and SI in TB	0.34
f	Minimum clearance from SI beyond W1 in TB	0.254
_	Minimum space of TB under STI	1.53
g	Minimum space of TB under Active	1.8
h	Minimum TB width of N-well Resistor	1.7
i	Minimum extension of SN beyond TO for N-well resistor under STI	0.152
	Min Clearance from NWDMY to TB (NWDMY layer in order to avoid add TO dummy	0.254
J	after logic operation)	0.254
k	N+/P+ implant inside N-well resistor area is forbidden	. ~ ~
I	N-well resistor only for 5V work voltage application	X

### N-well Resistor within Active








WORK

INSTRUCTIONS

Rule Version#: 0F10


Title: 0.153um 5V CMOS EN Process Technology Topological Design Rule


N-well Resistor under STI





In order to ensure N-well resistor accuracy, N-well resistor minimum dimension is1.7um, square number Nsq≥5 and minimum space is 1.53um under STI and is 1.8um under Active., N-well resistor can be designed as the below pattern





Document #: WTD-83D0NZ(2)

11-68






<u>Title: 0.153um 5V CMOS EN Process Technology Topological Design Rule</u> **5.2 TO (Active)** 

Version#: 0F10

### No. Rule(um) **Description** Minimum TO width for interconnect 0.186 а b Minimum TO width of channel width (NMOS and PMOS) 0.186 Minimum space of TO (N+ to N+ TO,P+ to P+ TO or N+ to P+ TO inside or outside a 0.238 C Minimum extension of TB edge beyond N+TO within TB 0.102 d Minimum space of TB edge to N+ TO outside TB 0.45 Minimum extension of TB edge beyond P+ TO inside TB 0.45 f Minimum space of TB edge to P+ TO outside TB 0.102 g Minimum clearance from GT edge to the edge of butted TO 0.272 h Minimum space of N+ TO to P+ TO for butted TO i 0 Minimum width of one or more segment of the consecutive P+ butted TO or N+ butted TO 0.326 In order to meet the implant rules, When N+ TO within TB and P+ TO outside TB are put head-to-head across the boundary of well, the space of N+ TO within TB to P+ TO 0.304 outside TB Minimum TO area of a stand alone region: 0.2 um<sup>2</sup> Τ Minimum TO area of a butted TO: 0.13 um<sup>2</sup> m Length and width should be less than 60um










### **Active Resistor**

No.	Description	Rule(um)
а	Minimum width of TO for Active resistor (Nsq≥5)  Strongly Recommended: Active resistor minimum width is 2um for mismatch and accuracy concern	1
b	Minimum space of SI to W1 on TO for Active resistor	0.15
С	Minimum space of unrelated SI to TO for Active resistor	0.254
d	Minimum space of unrelated implant region to TO for Active resistor	0.22
е	Minimum clearance from SI to TO for Active resistor	0.186
f	Minimum extension of TO beyond W1	0.07
g	Minimum extension of SN or SP beyond TO for Active resistor	0.152
h	Minimum space of unrelated GT to TO for Active resistor	0.51
ı	Recommend :The W1 for active resistor pick-up should be layout as single column	×
j	Dog-bone is not recommended at the end of Active resistor for W1 pick-up	,








Version#: 0F10


No.	Description	Rule(um)
	Minimum GT width for interconnection	0.18
а	Minimum GT width for 5V HV NMOS channel length	0.50
	Minimum GT width for 5V HV PMOS channel length	0.42
	b1 Minimum space of GT on field oxide	0.212
b	b2 Minimum space of two GT with W1 on TO	0.318
	b3 Minimum space of GT on TO	0.25
С	Minimum clearance of GT extended into field oxide (End cap)	0.186
d	Minimum clearance from TO to GT	0.27
е	Minimum space of GT to TO	0.084
f	Maximum length of salicide GT not on TO between two contacts when GT width is less than or equal to 0.24um	50
<u>'</u>	Maximum length of salicide GT not on TO between one contact and GT line end when GT width is less than or equal to 0.24um	50
	Minimum GT width for NMOS channel length which has 45 degree bent on TO	0.54
g	Minimum GT width for PMOS channel length which has 45 degree bent on TO	0.46
	Minimum GT width which has 45 degree bent on field oxide	0.26
h	GT must enter the TO region perpendicularly(horizontal or vertical direction)	
i	Bent Poly is permitted only 45 degree	
j	GT pattern density must be greater than 15%.If not, adding GT dummy pattern not on TC	region
k	Minimum space between poly interconnects with one or both poly width and length are grater than 0.28um and 0.5um respectively	0.22
	WWW.T	
1		
	a b3 d GT Tidth	



то 🌠 ст 🔀 w1

### Poly resistor (Not Including Poly HR)

No.	Description	Rule(um)
а	Minimum width of GT for poly resistor (Nsq >=5)	1
a	Recommend: Poly resistor minimum width is 2um for mismatch and accuracy concern	ı
b	Minimum space of SI to W1 on TO or GT	0.15
С	Minimum space of unrelated SI to GT for poly resistor	0.254
d	Minimum space of unrelated implant region to GT for Poly resistor	0.22
е	Minimum clearance from SI to GT for Poly resistor	0.186
f	Minimum extension of GT for poly resistor beyond W1	0.07
g	Minimum extension of SN or SP beyond GT for Poly resistor	0.152
h	Minimum space of unrelated GT to GT for poly resistor	0.51
i	Minimum space of GT for Poly resistor	0.34
j	Recommend :The W1 for Poly resistor pick-up should be layout as single column	
k	Dog-bone is not recommended at the end of Poly resistor for W1 pick-up	X
I	Poly resistor laid on TO is not recommended	



Document #: WTD-83D0NZ(2)

15-68



CTIONS


Title: 0.153um 5V CMOS EN Process Technology Topological Design Rule

Version#: 0F10

### 5.4 SN (N+ implant area)

No.	Description	Rule(um)
а	Minimum width of SN	0.356
b	Minimum space of SN (if the space is less than 0.358um, please merge it)	0.356
D	Minimum space of SN on STI (if the space is less than 0.42um, please merge it)	0.42
С	Minimum space of SN to P+ TO inside TB	0.22
d	Minimum space of SN to P+ TO outside TB (non-butted TO) if the distance between P+ TO outside TB and TB >=0.43um	0.084
е	Minimum space of SN to P+ TO outside TB(non-butted TO) if the distance between P+ TO outside TB and TB<0.43um	0.152
f	f1 Minimum overlap of SN and TO	0.194
'	f2 Minimum overlap of SN and TO (Butted rules)	0.17
g	Minimum extension of SN region beyond N+ TO region	0.152
h	Minimum space of SN edge to a P-channel poly gate	0.238
i	Minimum clearance of SN region beyond N-channel poly gate	0.45
j	Minimum extension of SN region beyond N+ TO within TB if the distance between N+ TO within TB and TB $\geq$ 0.43um	0.02
k	Minimum extension of SN region beyond N+ TO within TB, if the distance between N+ TO within TB and TB < $0.43$ um To obey the rule "k" and "c" simultaneously, the minimum space of N+ TO within TB to P+ TO increased to $0.372$ um To obey the rule "k" and "e" simultaneously, the minimum space of N+ TO within TB to P+ TO increased to $0.304$ um	0.152
Z	Minimum clearance from SN region to poly resistor.(Npoly resistor with SAB and SN implant).	0.152
m	Minimum space of SN region to P+ TO along the direction of poly gate width	0.31
n	Minimum extension of SN region beyond N+ TO along the direction of poly gate width	0.296
0	Minimum space of SN to the butted diffusion P+ TO (outside TB)	0
р	Minimum space of SN region to the edge of a butted diffusion N+ TO within TB /P+ TO	0
q	Minimum width of Butted contact region	0.296
r	Minimum area of Butted contact junction 0.126 um2	
S	Minimum SN area 0.4um2	
t	SN is not allowed to overlap SP	
u	It is forbidden that SN being generated by the reverse tone of SP, since this operation new and "d"	night violate
٧	Minimum SN area for a N-channel poly gate must follow "i" and "n"	
W	Minimum resist pattern area within NPLUS region is 0.64um2.	








.0



Version#: 0F10

### 5.5 SP (P+ implant)

No.	Description	Rule(um)
а	Minimum width of SP	0.356
٦	Minimum space of SP (if the space is less than 0.358um, please merge it)	0.356
b	Minimum space of SP on STI (if the space is less than 0.42um, please merge it)	0.42
С	Minimum space of SP to a N+ TO outside TB	0.22
d	Minimum space of SP to N+ TO within TB (non-butted active).if the distance between N+ TO within TB and TB >=0.43um	0.084
е	Minimum space of SP to N+ TO within TB (non-butted active).if the distance between N+ TO within TB and TB <0.43 $\mu$	0.152
f	Minimum overlap of SP and TO	0.194
'	Minimum overlap of SP and TO (Butted rules)	0.17
g	Minimum extension of SP region beyond P+ TO inside TB region	0.152
h	Minimum clearance from SP edge to a N-channel or P-channel poly gate	0.238
i	Minimum extension of a SP region beyond a P-channel poly gate	0.4
j	Minimum extension of a SP region beyond P+ TO outside TB if the distance between P+ TO outside TB and TB >= 0.43um	0.02
k	Minimum extension of a SP region beyond a P+ TO outside TB if the distance between P+ TO outside TB and TB < $0.43$ um To obey this rule and "c" simultaneously, the minimum space of P+ TO outside TB to P+ TO outside TB increased to $0.372$ um To obey this rule and "e" simultaneously, the minimum space of P+ TO outside TB to P+ TO outside TB increased to $0.304$ um	0.152
	Minimum extension of a SP region beyond a resistor poly(Ppoly resistor with SAB and SP implant).	0.152
m	Minimum space of SP edge to a N+ TO along the direction of poly gate width	0.254
n	Minimum extension of a SP region beyond P-channel along the direction of poly gate	0.296
0	Separation from a SP to a butted edge of a butted diffusion N+TO (inside TB)	0
р	Minimum space of a SP region beyond the edge of a butted diffusion N+ TO/ P+ TO outside TB	0
q	Minimum width of Butted contact region	0.296
r	Minimum area of Butted contact junction 0.126 um <sup>2</sup>	
S	Minimum SP area 0.4um <sup>2</sup>	
t	SP is not allowed to overlap SN	
u	It is forbidden that SP being generated by the reverse tone of SN, since this operation new and "d"	night violate
٧	Minimum SP area for a P-channel poly gate must follow "i" and "n"	
W	Minimum resist pattern area within PPLUS region is 0.64um <sup>2</sup> .	





Document #: WTD-83D0NZ(2)

19-68






Version#: 0F10

### 5.6 SI (SAB-Salicide Block)

No.	Description	Rule(um)
а	Minimum width of SI	0.356
b	Minimum space of SI	0.356
С	Minimum space of SI to unrelated TO	0.186
d	Minimum space of SI to W1	0.15
е	Minimum space of SI to GT on TO	0.238
f	Minimum clearance from SI extend over TO	0.186
g	Minimum clearance from SI to TO	0.186
h	Minimum clearance from SI to related GT not on TO	0.186
i	Minimum space of SI to unrelated GT not on TO	0.254
j	Minimum area of SI is 1.7um <sup>2</sup>	
k	Contacts in SAB area are not allowed.	Q






WORK INSTRUCTIONS


Title: 0.153um 5V CMOS EN Process Technology Topological Design Rule

Version#: 0F10

### 5.7 W1 (Contact)

No.	Description	Rule(um)
а	Minimum and Maximum size of W1	0.186
b	Minimum space of W1	0.212
С	Minimum space when the row and column numbers are both greater than 3 in the contact array	0.238
d	Minimum space from W1 on GT to TO	0.144
е	Minimum space of GT to W1 on TO	0.14
f	Minimum extension of TO beyond W1	0.07
g	Minimum extension of GT beyond W1	0.07
h	Minimum extension of SN beyond W1	0.102
i	Minimum extension of SP beyond W1	0.102
j	W1 on GT is forbidden to locate active region	
k	W1 on TO is not allowed to locate on the boundary of N+ TO and P+ TO	
I	Non-salicide W1 is not allowed	
m	W1 without the cover of GT or TO is not allowed	
n	Recommend placing 2 contacts on one node if possible	








Version#: 0F10

## 5.8 A1 (Metal 1)

No.	Description	Rule(um)
а	Minimum width of A1	0.194
b	Minimum space of A1	0.194
С	Minimum extension of A1 region beyond W1	0.004
d	Minimum extension of A1 line end region beyond W1(When W1 at 90 degree corner, one side of metal extension must be considered as line end region)	0.05
е	Minimum space of A1 lines with one or both metal line width and length are greater than 10um; the minimum space must be maintained between a metal line and a small piece of metal (<10um) that is connected to the wide metal within 1.0 um range from the wide metal	0.476
f	Metal density if less than 30%, please add dummy metal and follow "8.29 AnDUM (Metal	Dummy)"
g	Minimum area of A1 island is 0.2um <sup>2</sup>	X
h	For two adjacent outer corner sides, at least one side should be treated as metal line end	7






CTIONS

Title: 0.153um 5V CMOS EN Process Technology Topological Design Rule

Version#: 0F10

### 5.9 Wn (VIAn-1, n=2, 3, 4, 5)

No.	Description	Rule(um)
а	Minimum and Maximum size of Wn	0.22
b	Minimum space of Wn	0.22
С	Minimum extension from An-1 beyond Wn	0
d	Minimum extension from An-1 line end beyond Wn.	0.06
е	Wn can be fully or partially stacked on Wn-1	
f	For two adjacent outer corner sides, at least one side should be treated as metal line end	
g	Wn without An-1 and An coverage is not allowed	
h	Recommend placing 2 Wns on one node if possible	









Version#: 0F10

### 5.10 WT (Top Via)

No.	Description	Rule(um)
а	Minimum and Maximum size of WT	0.238
b	Minimum space of WT	0.238
С	Minimum extension from A(top-1) beyond WT	0
d	Minimum extension from A(top-1) line end beyond WT (When WT at 90 degree corner, one side of metal enclosure must be considered as line end region)	0.06
е	WT can be fully or partially stacked on W(top-1)	
f	For two adjacent outer corner sides, at least one side should be treated as metal line end	
g	WT without A(top-1) and AT(or TT) coverage is not allowed	
h	Recommend placing 2 Wns on one node if possible	0








Version#: 0F10

Title: 0.153um 5V CMOS EN Process Technology Topological Design Rule

5.11 An (Metal n , n=2, 3, 4, 5)

No.	Description	Rule(um)
а	Minimum width of An	0.238
b	Minimum space of An	0.238
С	Minimum extension from An region beyond Wn region	0
d	Minimum extension from An line end region beyond Wn region(When Wn at 90 degree corner, one side of metal extension must be considered as line end region)	0.05
е	Minimum space of A1 lines with one or both metal line width and length are greater than 10um; the minimum space must be maintained between a metal line and a small piece of metal (<10um) that is connected to the wide metal within 1.0 um range from the wide metal	0.476
f	Minimum area of An island is 0.2um <sup>2</sup>	
g	If Metal density less than 30%, please add dummy metal and follow "8.29 AnDUM (Metal	Dummy)"
h	For two adjacent outer corner sides, at least one side should be treated as metal line en	d K








Version#: 0F10

### 5.12 AT (Top Metal)

No.	Description	12K Metal Rule(um)
а	Minimum width of AT	0.42
b	Minimum space of AT	0.42
	Minimum extension from AT region beyond WT region	0.07
	Minimum extension from AT end-of-line beyond WT region	0.1
С	Minimum extension from AT region beyond WT region if AT width greater than 10um	0.084
	Minimum extension from AT end-of-line beyond WT region if AT width greater than 10um	0.1
d	Minimum space of top metal line with one or both top metal line width and length are greater than 10um; this also includes all metals attached to these areas or extending out for a distance of 1.0um or less	0.51
е	If Metal density less than 30%, please add dummy metal and follow "AnDUM (Metal Dummy)", for 12K/top metal the metal density must be within 30%~80%.	
f	WT without AT coverage is not allowed	
g	Minimum area of island is 0.56 um <sup>2</sup>	X
h	For two adjacent outer corner sides, at least one side should be treated as metal line en	d








Version#: 0F10

### 5.13 CP (Bonding Pad)

No.	Description	Rule(um)
а	Minimum CP opening	50x50
b	Minimum and Maximum extension of An or TT beyond CP (n=1~5,T)	2
С	Minimum extension of CP beyond Wn (n=2~5,T)	2.55
d	Minimum and Maximum width of Wn (n=2~5)	0.22
е	Minimum and Maximum width of WT	0.238
f	Minimum space of Wn (n=2~5)	0.382
g	Minimum space of WT	0.296
h	Minimum space of Wn (n=3,5) to Wn (n=2, 4)	0.11
i	This layer defines the opening where the bond wires connect the circuit to the lead frame. The design rule provides a reference only. The design rule of bonding pad please confirm with assembly shop before tape out, since some of rules are related to the capability of bonding	
j	For the 8K top metal, Cu wire is forbidden to the formation of bonding, we suggest Au wire.  Otherwise, please confirm with CSMC.CE before tape out. And need study the golden bonding conditions with assembly shop.	
k	CP to Chip boundary =0um or >=5um(<5um has PR lift Risk), please refer to seal ring	7







A1~AT,TT






Version#: 0F10

### II Mixed-Signal/RF layer layout design rule

### 5.14 DN (Deep N-well)

No.	Description	Rule(um)
а	Minimum width of DN	2.55
b	Minimum space of DN	4.25
С	Minimum space of DN to unrelated TB	2.974
d	Minimum overlap of TB and DN	1.7
е	Minimum extension of TB beyond DN	1.274
f	Minimum space of P+ TO to DN	1.274






Version#: 0F10

### 5.15 PWB (P-Well Block)

P-well block layer for Native NMOS region

No.	Description	Rule(um)
а	Minimum width of PWB	0.8
b	Minimum space of PWB	0.8
С	Minimum channel length for 5.0V native NMOS	2.5
d	Minimum space of PWB to TO	0.442
e1	Minimum and Maximum extension of PWB beyond TO for Native NMOS	0.26
e2	Minimum extension of PWB beyond TO	0.26
f	Minimum space of PWB to TB	1.41
g	Minimum clearance with GT over TO of native NMOS device(End cap)	0.296
h	Only one native device per PWBLK is allowed	
i	Only one active is allowed to put in PWBLK region	0
j	A P+ active is not allowed to put in PWBLK region	×
k	A bent poly on active is not allowed to be put in PWBLK region	7
I	PWBLK overlap TB is not allowed	×
m	PWBLK overlap DNW is not allowed	










CSMC

No.	Description	Rule(um)
а	Minimum width of HR	0.374
b	Minimum space of HR	0.374
С	Minimum space of HR to TO	0.254
d	Minimum space of HR to unrelated Gate	0.272
е	Minimum space of unrelated SP/SN to GT of poly resistor with HR	0.254
f	Minimum and Maximum clearance from SI to W1	0.15
g	Minimum space of two GT for HR resistor	0.34
h	Minimum extension of HR beyond GT of HR resistor	0.254
i	Minimum and Maximum overlap of SP and SI in HR region	0.186
j	Minimum extension of SP beyond poly GT	0.152
k	Minimum clearance of SI beyond GT of HR resistor in width direction	0.238
ı	Minimum width of GT used as poly HR(Nsq≥5)	4
	Recommend: High Poly resistor minimum width is 2um for mismatch and accuracy concern	<b>1</b>
m	Minimum area of HR 0.38 um <sup>2</sup>	Y
n	Overlap of SN and HR is not allowed	
0	Overlap of TO and HR is not allowed	








Version#: 0F10


### 5.17.1 5V P+/NW Diode (Dppnw)

No.	Description	Rule(um)
а	P+/NW Diode dimension decided by PTO area (Junction BV=11.4V)	



5.17.2 5V N+/PW Diode(Dnppw)

No.	Description	Rule(um)
а	N+/PW Diode dimension decided by NTO area, Junction BV=10.4V	



Document #: WTD-83D0NZ(2)

31-68




WORK INSTRUCTIONS

Title: 0.153um 5V CMOS EN Process Technology Topological Design Rule


Version#: 0F10

### 5.17.3 5V NW/PW Diode (Dnwpw)

No.	Description	Rule(um)
а	NW/PW Diode dimension decided by TB area (Junction BV=15.5V)	
b	Minimum extension of TB beyond NTO	0.45
С	Minimum Space of TB and PTO (PW Pickup)	0.35
	NW and PW Junction breakdown Voltage variation with b and c rule	







Document #: WTD-83D0NZ(2)

32-68







Version#: 0F10

### 5.17.4 5V N+/Psub diode (Dnppsub)

No.	Description	Rule(um)
а	N+/Psub Diode dimension decided by NTO area	
b	Minimum extension of PWB beyond NTO (BV=35V)	1.6
note	Please Refer to Single N+(area:30*30)/Psub diode BV versus b rule curve N+ and Psub Junction breakdown Voltage variation with b, consider process fluctuation, please add extra 0.5um to b rule to get design request breakdown voltage, for example, b=0.6+0.5=1.1um get 25V BV Need draw DUMBA( 159) Layer to prevent adding dummy active on diode region, DUMBA is same as PWB	








### 5.17.5 5V NW/Psub Diode (Dnwpsub)



Version#: 0F1	

No.	Description	Rule(um)
а	NW/Psub Diode dimension decided by TB area	
b	Minimum extension of PWB beyond TB(BV=46V)	2.5
note	Please Refer to Single NW(area:50*50)/Psub diode BV versus b rule curve NW and Psub Junction breakdown Voltage variation with b, consider process fluctuation, please add extra 0.5um to b rule to get design request breakdown voltage, for example, b=2+0.5=2.5um get 46V BV Need draw DUMBA( 159) Layer to prevent adding dummy active on diode region, DUMBA is same as PWB	



5.17.6 5V DN(NW)/Psub Diode (Ddnwpsub)




DUMBA is same as PWB

WORK INSTRUCTIONS

Title: 0	.153um 5V CMOS EN Process Technology Topological Design Rule Ver	sion#: 0F10
No.	Description	Rule(um)
а	DNW/Psub Diode dimension decided by DN area	
b	Minimum extension of DN beyond TB	1
С	Minimum extension of PWB beyond DN (BV=57V)	3
	Please Refer to Single DN(area:14*14)/Psub diode BV versus c rule curve DN and Psub Junction breakdown Voltage variation with c, consider process fluctuation,	
note	please add extra 1um to b rule to get design request breakdown voltage, for example, c=2+1=3um get 57V BV	

Need draw DUMBA (159) Layer to prevent adding dummy active on diode region,




### 5.17.7 DN/PW(Psub) Diode (Ddnpwpsub)




INSTRUCTIONS

Title: 0.153um 5V CMOS EN Process Technology Topological Design Rule		
No.	Description	Rule(um)
а	DN/PW(Psub) Diode dimension decided by DN area	
b	Minimum Space of NW and PTO(PW pickup)	0.35



### 5.17.8 Pw/DN(nw) Diode (Dpwdn)

No.	Description	7	Rule(um)
а	PW/DW(nw) Diode dimension decided by PW area	<b>\( \)</b>	
b	Minimum Space of PTO and TB		0.35
С	Minimum extension of TB beyond NTO	3	0.45
	DN/PW(Psub) Junction breakdown Voltage 15.25V		



5.18 CT (MIM Capacitor Top)

Document #: WTD-83D0NZ(2)

36-68





Version#: 0F10

- (1) For Single MIM Process, CT Mask use for top-1 Metal CAP Top Plate
  - (2) For Dual MIM Process with only CT Mask, CT user for both Top-1 and Top-2 Metal CAP Top plate
  - (3) For Dual MIM Process with CT and MT Mask, CT Mask only use for top-2 Metal CAP Top plate, MT Mask for Top-1 metal CAP Top Plate


No.	Description	Rule(um)
	Minimum width of CT used for capacitor top plate	3.4
а	Maximum width of CT used for capacitor top plate	30
b	CT ring no recommendation this process, if with CT Ring, Minimum width of CT ring	0.85
С	Maximum width of A(top-1 or top-2) used for capacitor bottom plate	35
d	Minimum space of capacitor CT	1.02
е	Minimum space from capacitor CT and CT ring	0.8
f	Minimum space of A(top-1 or top-2) used for capacitor bottom plates	0.68
g	Minimum space from CT to WT(or Top Via-1)	0.4
h	Minimum space of WT(or Top Via-1) which are covered by CT	1.7
i	Minimum space of WT(or Top Via-1) which are covered by A(top-1)( or A(top-2))	1.7
j	Minimum extension of CT beyond WT(or Top Via-1)	0.24
k	Minimum extension of A(top-1)( or A(top-2)) beyond WT(or Top Via-1)	0.12
I	Minimum extension of A(top-1)( or A(top-2)) beyond CT	0.34
m	Minimum extension of MCTM beyond A(top-1 or top-2)	2
n	Minimum density of WT (or Top Via-1)which is covered by CT: 1%	•
0	Minimum pattern density of CT: 3%	
р	Minimum area of CT: 1 um <sup>2</sup>	
q	Both the active and passive device under MIM region are not allowed	
V	CT without A(top-1) or A(top-2) cover is not allowed	
	ce and	
Docum	ent #: WTD-83D0NZ(2) 37-68  Confidention contained herein is the exclusive property of CSMC and shall not be distributed, reproduced, or disclosed in whole or in part without	









Version#: 0F10




>>xx' cross section<<



>>CT ring pattern<<





AT,TT(or Atop-1) MCTM A(top-1)(or Atop-2) WT(or top Via-1)






Title: 0.153um 5V CMOS EN Process Technology Topological Design Rule
5.19 MT (Dual MIM Capacitor Top 78:2)

For Dual MIM Process, MT only use for Top-1 metal CAP top Plate and CT for Top-2 Metal CAP Top Plate

	Plate	
No.	Description	Rule(um)
	Minimum width of MT (layer: 78:2) used for capacitor top plate	3.4
а	Maximum width of MT used for capacitor top plate	30
b	MT ring no recommendation this process, if with MT Ring, Minimum width of MT ring	0.85
С	Maximum width of A(top-1) used for capacitor bottom plate	35
d	Minimum space of capacitor MT	1.02
е	Minimum space from capacitor MT and MT ring	0.8
f	Minimum space of A(top-1) used for capacitor bottom plates	0.68
g	Minimum space from MT to WT	0.4
h	Minimum space of WT which are covered by MT	1.7
i	Minimum space of WT which are covered by A(top-1)	1.7
j	Minimum extension of MT beyond WT	0.24
k	Minimum extension of A(top-1) beyond WT	0.12
I	Minimum extension of A(top-1) beyond MT	0.34
m	Minimum extension of MCTM beyond A(top-1)	2
n	Minimum density of WT which is covered by MT: 1%	
0	Minimum pattern density of MT: 3%	
р	Minimum area of MT: 1 um <sup>2</sup>	
q	Both the active and passive device under MIM region are not allowed	
X	MT without A(top-1) cover is not allowed  For Dual MIM Process, exist a(only CT Mask) and b(with CT and MT Mask) 2 main Lay	
_	Dual MIM top capacitor is formed by MT or CT layer and A(top-1) (bottom metal is optional 3 to 5). Dual MIM bottom capacitor is formed by CT and A(top-2). (bottom metal is optional 2 to 4)	
	and rechines	
Docum	ent # : WTD-83D0NZ(2) 39-68 <b>Confid</b>	dential





Version#: 0F10



Top Via-1

Atop-2







ential rior written cept when

Version#: 0F10

Title: 0.153um 5V CMOS EN Process Technology Topological Design Rule

#### >>MT ring pattern<<
















# 5.20 MOM Capacitor

No.	Description	Rule(um)		
	Min and Max width of every A1 finger	0.238		
а	Min and Max width of every An finger	0.238		
Ь	Min and Max space of every A1 finger	0.238		
	Min and Max space of every An finger	0.238		
С	Min width for metal strip on two terminals	0.5		
d	Min length of A1 finger	20		
u	Min length of An finger	20		
е	Min space from MOM to unrelated metal	4.2		
f1	If use guard ring, min clearance from MOM A1/An to guard ring metal	0.42		
f2	If use guard ring, min clearance from MOM to guard ring TO	0.42		
g	Min MOM finger number for good precision			
h	MOM device need to be marked by layer 114:6, and the mark layer size is same with MOM capacitance area which is a rectangle enclosed by most edge of metal fingers and end of metal fingers.			
i	Min MOM capacitance area(defined by layer 114:6) is 1000um2 for good precision			
j	Max area of a single MOM cell (defined by layer 114:6) is 10000um2. If size greater than 10000um2 then either of two sides should not be greater than	90		
k	Both the active and passive device under MOM region are not allowed			
- 1	MOM capacitor is formed by A1 to A(top-1)			
m	All dummy pattern is not allowed in MOM region, need cover NODMF(160:1), and min NODMY enclosure of MOM metal	1		
n	MOM model support single Layer Metal capacitance, for precision consideration, recommend use as MOM CAP's Metal Layer number n>=3			



Version#: 0F10



Document #: WTD-83D0NZ(2)

42-68



Version#: 0F10

# 5.21 TT (Thick Top Metal)

TT (Thick Top Metal-25K)

No.	Description Description	Rule(um)
а	Minimum width of TT	1.2
	b1 Minimum space of TT	1.2
b	b2 Minimum space of TT If the width and length of one metal both larger than 10um (except for inductor)	2.55
С	Minimum extension of TT beyond WT	
c1	In Line	0.254
c2	Line-end	0.382
сЗ	inner corner	0.254
c4	outer corner	0.382
d	Minimum extension of INDUM beyond TT	50
е	Minimum space of TT of inductor to other TT	50
f	Minimum area of TT island 2.25 um <sup>2</sup>	V
g	Minimum pattern density of TT 30%	
h	Dummy metal will be added according to Dummy Rule "8.29 AnDUM (Metal Dummy)". I density < 30%	f TT pattern
i	No Via and metal layers inside INDUM region are allowed except underpass via interconnect of inductor	and metal
j (	Both active and passive devices inside INNDUM region are not allowed	
k	TT is an optional layer for Inductor application in RF product. You need to chose AT of metal	or TT as top
	For two adjacent outer corner sides, at least one side should be treated as metal line end	1

Note: PWB layer is drawn under the inductor coil to generate native substrate after logic operation, it can minimize inductor coil eddy current, PWB pattern is same as INDUM



Title: 0.153um 5V CMOS EN Process Technology Topological Design Rule Version#: 0F10 ≧10um d ≧10um INDUM/PWB b2 b1

	II (Inick Top Metal-35K)		
No.	Description		Rule
Α	Min. TT width.	2	2 um
В	Min. TT to TT space	2	2 um
С	Min. TT to TT space when the width of TT is large than 10um.	2	2.55 um
C-1	For PR shrink issue, when the width of metal S1 is equal or larger than 10um, in the range of 10um beyond each side of S1, if the metal L1 connected with S1, Min. space between L1 to unrelated L2 and S2/L1	ΛΙ	2.55 um
D	Min. extension of TT to WT.	2	0.5 um
Е	Min. extension of <b>TT</b> to <b>WT</b> when the width of <b>TT</b> is large than 10um.	2	2.5 um
F	90 degree metal line corner is not allowed.		
G	Minimum area of TT island 6 um <sup>2</sup>		

INDUM


PWB

Metal density, if more than 70%, please inform CSMC; if less than 40%, please follow metal dummy rule to add dummy metal

Document #: WTD-83D0NZ(2)














## 5.22 Seal ring (Scribe Line Guard Ring)

A. continuous scribe line and seal ring is required on all sides of a chip that is intended for dicing and packaging. It is recommended that test patterns and alignment key into scribe line

No.	Description	Rule(um)
а	Scribe lines Minimum vertical and horizontal scribe line width (not including the seal ring)	80
_	Minimum buffer width between seal ring to Au bonding pad (circuit) edge	5
b	Minimum buffer width between seal ring to Al bonding pad (circuit) edge	20
С	Seal ring site W1/Wx/WT (trench) CD need do size down handle	
c1	Minimum and Maximum W1 CD (trench)	0.168
c2	Minimum and Maximum inter Via CD (trench)	0.201
сЗ	Minimum and Maximum top Via CD (trench)	0.218

B. Six metal seal ring structure (Schematic diagram of CSMC 1P6M Die seal ring structure)

| -----| Digitized area is clear on mask

| Digitized area is dark on mask

Document #: WTD-83D0NZ(2)

46-68



	Buffer Area =5um	Seal Ring =10um		Scribe Line
0				(80um)
N				+
3				†
Г				
V				1
)			 4um	
		1.026um 0.168 1.552um 0.168 0.168	5.366um	
١,		6.0um	4.0um	
2		2.03um 0.201 1.46um 0.201	6.11um	_
2		6.0um	4.0um	1
3		1:00dii   1	5.25um	-
}		6.0um   0.201   1.46um   0.201	4.0um	1
4		2.03diii   1 1.40diii   1	6.11um 4.0um	1
		6.0um 1.03um 0.201 1.56um 0.201 1.56um 0.201	5.25um	-
5		1.55um 1 1.56um 1 1.56um 1	4.0um	-
; T		*		1
T ·		0.218 0.218 2.071um + 1.542um + 1.542um	5.951um	1
ТТ		6.0um	4.0um	]
' ' >		7.95um	<sub> </sub> 2.05um	

For 1P5M process, please skip M5, W5 layers

For 1P4M process, please skip M5, W5, M4, W4 layers


For 1P3M process, please skip M5, W5, M4, W4, M3, W3 layers

C. The schematic cross section for 1P6M process is as below:

Document #: WTD-83D0NZ(2) 47-68 Confidential

The information contained herein is the exclusive property of CSMC and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of CSMC. Electronic versions are uncontrolled except when accessed directly from Document Center. Printed versions are uncontrolled except when stamped "DO NOT COPY" in red.





## 5.23 Placement and Electrical Connection of Seal Ring

5.23.1 Seal ring space to any other circuits:

The minimum space from seal ring metal to any other unrelated Active, Poly, Metal and N-well is 5um.

5.23.2 Seal ring and Vss bus:

Seal ring and metal Vss bus must be connected directly to Vss pads. The seal ring metal maybe butted with the Vss bus. Then the width of the metal Vss bus before merging with the seal ring has to meet the current density requirement and rest if the related Active, Poly, Metal and N-well should be at least 5um away from the original seal ring.





Version#: 0F10


#### 5.24 Power Supply Routing

Rules in this apply to very wide power supply busses and ground busses. If a design involves a shrink, these rules apply to the shrunk dimensions For stress relief rules, there are reliability problems associated with very wide metal busses in large die, these problems manifest themselves in cracks propagating from edges and corners of a die. These rules are intended to prevent surface stress points from which these cracks can emanate

#### 5.24.1 Slots of Metal lines:

Metal slots shall be used on any metal line that is wider than 30um. Although it is most important at die corners, it should be done at all places on the die where metal is more than 30um wide and more than 500um long. And the slots shall be spaced parallel with the direction of current flow

5.24.2 No active circuit is allowed within 375um of a die corner. Any metal busses are allowedwithin 375um from die corner, but shall use 45 diagonal line.








5.25 Metal Slotting Rules

No.	Description				
а	Minimum width of an open slot	2			
b	Maximum width of an open slot	5			
С	Minimum width of a metal line which is connected to wide metal line. No slot is allowed to be placed opposite this metal.	10.0			
d	Minimum length of a open slot	20			
е	Minimum space of any two parallel open slots	10			
f	Minimum space of any two slots in a coaxial line. To avoid the EM problems resulting from current tunneling due to slot, the length of the slot must be parallel to current flow direction	10.0			
g	Minimum space of two slots in neighbor layers (Example: A1 slot and A2 slot, A2 slot and A3 slot, A3 slot and A4 slot)	2.0			
h	Minimum extension of two any open slot beyond the inner metal edge	10			
i	Minimum extension from two any open slot beyond the outer metal edge The starting position of the parallel slots should be staggered	10.0			
j	Maximum Metal width without slotting	35			
k	Metal run at chip corner for 45 degree bend must start 350um before				
L	All slots are positioned parallel with the direction of current flow on the Metal line	Y			
М	Due to reliability issue caused by thermal stress .All sizes are on silicon dimension. All slots are positioned parallel with the direction of current flow on the metal line. The above rules are applied to all metal				









5.25.1 Stacking Slot Layout

5.25.1.1 Not recommended layout




# 5.25.2 Schematic diagram for staggered start

5.25.2.1 Forbidden cases



5.25.2.2 Recommended case



Document #: WTD-83D0NZ(2)

51-68






Version#: 0F10

#### 5.26 TODUM (TO Dummy)

No.	Description	Rule (um)
а	Minimum width	2.0
b	Minimum space	1.2
С	Minimum space from TODUM to TO (overlap is not allowed)	1.2
d	Minimum space from TODUM to GT (overlap is not allowed)	1.2
е	Minimum space from TODUM to TB (overlap is not allowed)	0.6
f	Minimum space from TODUM to FU (overlap is not allowed)	1.2
g	Minimum space from TODUM to NWDMY (overlap is not allowed)	1.2
h	Minimum space from TODUM toNODMF (overlap is not allowed)	0
i	Minimum space from TODUM to INDUM (overlap is not allowed)	1.2
j	Minimum space from TODUM to DUMBA (overlap is not allowed)	1.2
k	Minimum extension of TB beyond TODUM	0.6
ı	Minimum extension of chip edge beyond TODUM	2.5
m	Minimum local density of (TO or TODUM):20%	X
n	Maximum local density of (TO or TODUM):80%	
0	Minimum density of (TO or TODUM) across full chip:25%	
р	Maximum density of (TO or TODUM) across full chip:75%	
q ,	TODUM only shape allowed are square or rectangular	
r 🕻	Local density is checked over any 200umx200um area(stepping in 100um increme	ent)
>	f, g, i,j	dge





Document #: WTD-83D0NZ(2)


52-68




Version#: 0F10

## **Special TODUM (TO Dummy)**

No.	Description					
	Dummy active exclude layer shall be drawn only if necessary (for example NW&Poly res MIM Capacitor, Inductor or for certain critical RF circuit area where RF coupling is cri and please add two active dummy rings					
а	Maximum dummy active exclude layer area (um2)	10000				
b	If size greater than 10000um2 then two sides should not be greater than (um)	50				
С	Minimum active dummy ring	5				
d	Minimum & Maximum space between active dummy ring	1				
е	Minimum space from active dummy ring to functional active	2				
f	Minimum space from active dummy ring to Dummy active exclude layer (overlap is not allowed)	0				











Version#: 0F10

# 5.27 GTDUM (GT Dummy)

No.	Description			
а	Minimum width	0.6		
b	Minimum space	0.3		
С	Minimum space from GTDUM to TO (overlap is not allowed)	1.2		
d	Minimum space from GTDUM to GT (overlap is not allowed)	1.2		
е	Minimum space from GTDUM to FU (overlap is not allowed)	1.2		
f	Minimum space from GTDUM to NODMF (overlap is not allowed)	0		
g	Minimum space from GTDUM to INDUM (overlap is not allowed)	1.2		
h	Minimum space from GTDUM to TODUM (overlap is not allowed)	0.3		
i	Minimum extension of chip edge beyond GTDUM	2.5		
j	Minimum space from GTDUM to DUMBP (overlap is not allowed)	1.2		
k	Minimum density of (GT or GTDUM) across full chip:15%	(		
I	The GTDUM inside chip corner stress relief area is not allowed (except for seal ring relief pattern drawn by customer)	and stress		
m	GTDUM only shape allowed are square rectangular	X		
n	Minimum GTDUM area:1.2um <sup>2</sup>			





Document #: WTD-83D0NZ(2)

54-68



Version#: 0F10

# 5.28 AnDUM (Metal Dummy)

No.	Description					
	a1 Minimum width					(um) below
а	a2 Maximum width					3.0
b	Minimum space					below
С	Minimum space fro	om AnDUM to An (overla	ap is not allo	wed)		below
d	Minimum space fro	om AnDUM to FU (overl	ap is not allo	wed)		5.0
е	Minimum space fro	om AnDUM to NODMF	(overlap is no	ot allowed)		0
f	Minimum space fro	om AnDUM to INDUM (d	overlap is no	t allowed)		18.0
g	Minimum space fro	om AnDUM to MCTM (o	verlap is not	allowed)		1.5
h	Minimum extension	n of chip edge beyond A	\nDUM			2.5
	i1 Minimum AnDUI	M area (um²)				below
l	i2 Maximum AnDU	M area (um²)				below
	Lavar a			imension	•	
	Layer		b	С	i1	i2
	A1-An (n<6)		).4	0.6	0.36	80
	AT TT		).8 3.0	0.6 3.0	0.8 9.0	160 600
Ò		0.0		0.0		
j	Minimum space fro	om AnDUM to DUMBM	(overlap is n	ot allowed)	<b>Y</b>	0.6
k	Minimum local den	sity of (An or AnDUM) f	or A1-An (n	(6):30%		
9	Minimum local den	sity of (AT or ATDUM) o	or (TT or TT	DUM):30%		
m	•	of (An to AnDUM)(AT or	,			
n	•	of (An to AnDUM)(AT or	,	/	'	70%
0	Maximum local de	nsity of (An or AnDUM)	or (AT or AT	DUM) or (TT	or TTDUM):80%	
р	Minimum metal loc	al density within DUMB	M for A1-An	(n<6):30%		
q	Minimum metal loc	al density within DUMB	M for AT or	T:30%		
r	Maximum metal lo	cal density within DUME	3M:80%			
S	AnDUM only shape	e allowed are square or	rectangular			
t	Recommend AnDL	JM size (width * length)	and space is	s as below		
u	Adding Dummy Me	etal is used for improve	CMP uniforn	nity		
٧	Local density is ch	ecked over any 200um	x200um area	(stepping in	100um increment)	
		Y (0)				
	Layer		ectangle		Squar	
	-	Width*Length/Space		M to An Spac		•
	A1-An (n<6) AT	0.4x1~0.4x10/0.83 0.8x1~0.8x10/0.84		0.93 1.04	0.6x0.6~ 1x1~3x	
	TT	3x3~3x10/3		3	3x3	
1		.0				




INDUM


Version#: 0F10

Title: 0.153um 5V CMOS EN Process\_Technology\_Topological\_Design\_Rule

f

FU d Chip edge h







Document #: WTD-83D0NZ(2)



# INSTRUCTIONS n Rule Version#: 0F10

Title: 0.153um 5V CMOS EN Process\_Technology\_Topological\_Design\_Rule

5.29 Current Density Specification

For DC current density, please follow below items

#### 5.29.1 Metal line

Jmax of A1 =1.0mA/um (at 110 $^{\circ}$ C)

Jmax of A2 =1.0mA/um (at 110 $^{\circ}$ C)

Jmax of A3 =1.0mA/um (at 110 $^{\circ}$ C)

Jmax of A4 =1.0mA/um (at 110 $^{\circ}$ C)

Jmax of A5 = 1.0mA/um (at  $110^{\circ}$ C)

Jmax of A6 = 1.6mA/um (at  $110^{\circ}$ C)

Jmax of TT (12K) =2.4mA/um (at 110 $^{\circ}$ C)

Jmax of TT (25K) =4.5mA/um (at 110 $^{\circ}$ C)

Jmax of TT (35K) =6.3mA/um (at 110 $^{\circ}$ C)

## 5.29.2 W1,Wn (n=2, 3, 4, 5) and WT

Jmax per W1 =0.16 mA (at 110°C)

Jmax per W2 =0.28 mA (at 110°C)

Jmax per W3 =0.28 mA (at  $110^{\circ}$ C)

Jmax per W4 =0.28 mA (at 110℃)

Jmax per W5 =0.28 mA (at 110 $^{\circ}$ C)

Jmax per WT =0.28 mA (at 110°C)

#### 5.29.3 Stack W1/VIA

Jmax per W1/W2 = 0.16 mA (at 110°C)

Jmax per W1/W2/W3 = 0.16 mA (at 110  $^{\circ}$ C)

Jmax per W1/W2/W3/W4 = 0.16 mA (at 110°C)

Jmax per W1/W2/W3/W4/W5 = 0.16 mA (at  $110^{\circ}$ C)

Jmax per W1/W2/W3/W4/W5/WT = 0.16 mA (at 110  $^{\circ}$ C)

Jmax per W2/W3 = 0.28 mA (at 110°C)

Jmax per W2/W3/W4 = 0.28 mA (at  $110^{\circ}$ C)

Jmax per W2/W3/W4/W5 = 0.28 mA (at 110  $^{\circ}$ C)

Jmax per W2/W3/W4/W5/WT = 0.28 mA (at  $110^{\circ}$ C)

Jmax per W3/W4 = 0.28 mA (at  $110^{\circ}$ C)

Jmax per W3/W4/W5 = 0.28 mA (at 110 $^{\circ}$ C)

Jmax per W3/W4/W5/WT = 0.28 mA (at  $110^{\circ}$ C)

Jmax per W4/W5 = 0.28 mA (at  $110^{\circ}$ C)

Jmax per W4/W5/WT = 0.28 mA (at  $110^{\circ}$ C

Jmax per W5/WT = 0.28 mA (at  $110^{\circ}$ C)




Version#: 0F10

Title: 0.153um 5V CMOS EN Process Technology Topological Design Rule

5.30 Antenna

No.	Description	Rule
а	Maximum drawn ratio of Field Poly perimeter area to the active poly gate area connected directly to it	100
b	Maximum ratio of single-layer Metal Top area to active poly gate area(for A1 to A5)	125
b1	When use a protection diode with area larger than 0.203um2, max ratio of single-layer Metal Top area to active poly gate area can be calculated by the following equation:  Ratio = diode area*400+2200 for A1,2,3,4 and 5 single layer.  Ratio = diode area*8000+30000 for AT single layer.	
С	Maximum drawn ratio of Poly Contact area to the active poly gate area connected directly to it.	10
d	Maximum single-layer drawn ratio of Via area to the active poly gate area connected directly to it.	20
d1	When use a protection diode with area larger than 0.203um2, max single-layer drawn ratio of Via area to the active poly gate area can be calculated by the following equation:  Ratio = diode area*83.33+75 for single layer.	
е	The definition of Poly, A1~A5 antenna ratio is ratio = 2 * [(La +Wa) * t1 ] / (Wb * Lb	) <u> </u>
f	The definition of W1, Wn antenna ratio is ratio = {total contact (via) area} / (Wb *L	.b)
La	length of metal line connected to gate	~
Wa	width of metal line connected to gate	
t	metal thickness	
Wb	transistor channel width	
Lb	transistor channel length	
PR	photo Resist	








Version#: 0F10

#### 5.31 Power NMOS

No.	Description	Rule (um)
а	Power NMOS Channel Length for SN/SP=1/0.5	0.5
а	Power NMOS Channel Length for SN/SP=1/0.5 or 1.5/0.5	0.6
b	Minimum and Maximum SP overlap Poly	0.2
С	Minimum and Maximum SP width at the inside	0.5
d	Overlap of SP and TO at two sides	0.5
	SP to SP Space for channel length=0.5um	1.0
е	SP to SP Space for channel length=0.6um	1.0 or 1.5
f	SP extension TO at two sides.	0.31
g	Note:  (1) Power NMOS Single finger channel width: For SN/SP=1/0.5 L=0.5 or 0.6um; 3.5≤Channel Width≤300um For SN/SP=1.5/0.5 L= 0.6um; 4.5≤Channel Width≤300um (2) Insert SP width fix 0.5um(including two sides, SP overlap TO=0.5um) ,SN overlap SN is forbidden	





WORK
INSTRUCTIONS
Version#: 0E10

<u>Title: 0.153um 5V CMOS EN Process\_Technology\_Topological\_Design\_Rule</u>


#### 6.0 ESD design guideline:

This guideline is to meet the ESD specifications of HBM≥2KV and MM≥200V In this table, there are several ESD devices for circuit ESD protection. The ESD performance also depends on layout-style, which can not be completely described in this guideline.

ESD device Name	Description	Remark
esd_mn5_io_3t	5v IO ESD Protection	3 terminal(d/gbs/5p0v_vdd)
esd_mn5_io_5t	5v IO ESD Protection	3 terminal(d/g/b/s/5p0v_vdd)
esd_mp5_io_3t	5v IO ESD Protection	3 terminal(d/gbs/psub)
esd_mp5_io_5t	5v IO ESD Protection	3 terminal(d/g/b/s/psub)
~	5v Power Clamp ESD	3 terminal(d/gbs/5p0v_vdd)
esd_mn5_pp_3t	Protection	o terriman(a/gbs/opov_vaa)
esd_mn5_iso_io_4t	5v IO ESD Protection	4 terminal(d/iso/gbs/psub)
esd_mn5_iso_io_6t	5v IO ESD Protection	4 terminal(d/iso/g/b/s/psub)
esd_mn5_iso_pp_4t	5v IO ESD Protection	4 terminal(d/iso/gbs/psub)

Note: in this chapter, we will give you ESD key design rules. The other design rules you must follow chapter 5.0

1) Butting or Device inserted pickup between source diffusion of LV ESD protection devices are prohibited. IO ESD protection devices should be located in a double guard ring.



All ESD devices used in the I/Os must have the same minimum channel width. If the driver transistor with the ESD Rules it must have the same minimum channel length.


Contact density should be maximum and contact spacing should be uniform. All of the ESD devices the Source must be Outer side. The ESD devices' metal routing should be designed to avoid the current crowding.

Document #: WTD-83D0NZ(2)




WORK


Title: 0.153um 5V CMOS EN Process\_Technology\_Topological\_Design\_Rule



2) The metal width directly connected between bonding pad and ESD protection devices should be at least 20um. The VDD Bus and GND Bus metal width should be at least 50um to minimize the parasitic BUS resistance. The resistance of the BUS wire from the IO cell to the VDD/VSS Cell should not exceed 30hms. If the metal resistance is 100mohm/ $\Box$ , the metal width is 50um, and then the BUS distance from the VDD/VSS cell to I/O cell is restricted to 1500um.



3) The IO bonding pad must be connected to the SAB in drain or source with ESD protection circuitry or device. The bonding pad of an input I/O should be connected to the primary circuitry by means of the isolation poly resistor at least 200ohms. The secondary protection device should be added after isolation resistor.



If the performance of CDM is concerned, the secondary protection device should be put close to the device gate being protected.

	Isolation	Secondary protection				
	Resistor(ohm)	GGNMOS (W/L * finger)	GDPMOS			
	<200	20/0.6*	N/A			
5V	200 <r<500< td=""><td>10/0.6*</td><td>N/A</td></r<500<>	10/0.6*	N/A			
	1K	N/A	N/A			

Document #: WTD-83D0NZ(2)

61-68




WORK


<u>Title: 0.153um 5V CMOS EN Process\_Technology\_Topological\_Design\_Rule</u>

Version#: 0F10


4) The GND bonding pad is connected to an area with ESD protection circuitry or devices that cannot be isolated from the SAB are prohibited.



5) In the mixed-mode IC, the separate digital and analog powers are used, inter-power ESD protection circuits should be added. The power protection may be as simple as back to back diodes if power supply voltages are the same.



When the back to back diodes or two Active areas of the same type are used you must be take notice of the space. The ESD failure occurred to the parasitic NPN or PNP, so the Rule space of "s" as possible as larger(s>2\* min D/R).



Document #: WTD-83D0NZ(2)

62-68




WORK

<u>Title: 0.153um 5V CMOS EN Process\_Technology\_Topological\_Design\_Rule</u>

6.1 5V GGNMOS (esd mn5 io 3t/esd mn5 io 5t)

No.	Description		layout rule/um
W	Per finger width should be the same.	-	20~60
	Min. Total width for 5VGGNMOS	≥	336
L	Min. channel length	≥	0.7
S	Min. clearance from SI to GT	≥	1.5
D	Min. SI overlap GT	≥	0.05
N	Min. extension from drain SI to Drain TO in Width direction	≥	S
Χ	Min. Source side contact to GT spacing	≥	0.5
J	Min. space between P+ pickup ring TO and TB Guard ring TO	≥	1
	Min. the number rows of contacts in drain and source	≥	2



Document #: WTD-83D0NZ(2)


63-68



<u>Title: 0.153um 5V CMOS EN Process\_Technology\_Topological\_Design\_Rule</u>

## 6.2 5V GDPMOS (esd mp5 io 3t/esd mp5 io 5t)

	Description		layout rule/um	
W	Per finger width should be the same.	-	20~60	
VV	Min. Total width for 5V GDPMOS	≥	504	
L	Min. channel length	≥	0.7	
S	Min. clearance from SI to GT	≥	1.5	
D	Min. SI overlap GT	≥	0.05	
N	Min. clearance from SI to TO	≥	S	
Х	Min. Source side contact to GT spacing	2	0.5	۸ (
J	Min. space between N+ pickup ring TO and PT Guard ring TO	≥	1	
	Min. the number rows of contacts in drain and source	≥	2	)
		4		



Document #: WTD-83D0NZ(2)

64-68




WORK INSTRUCTIONS

Title: 0.153um 5V CMOS EN Process Technology Topological Design Rule

Version#: 0F10

6.3 5VGRNMOS (esd\_mn5\_pp\_3t)

No.	Description		layout rule/um
١٨/	Per finger width should be the same.	-	20~60
W	Min. Total finger width for 5V GRNMOS	2	840
L	Min. channel length	2	0.7
S	Min. clearance from SI to GT	2	1.5
D	Min. SI overlap GT	≥	0.05
N	Min. extension from drain SI to Drain TO in Width direction	2	S
Χ	Min. Source side contact to GT spacing	2	0.5
J	Min. space between P+ pickup ring TO and TB Guard ring TO	≥	1
	Poly Resistance between Gate and Source	≥	10Kohm
R	Min. length	≥	16
	Min. and Max. width	=	1
	Min. the number rows of contacts in drain and source	≥	2





Version#: 0F10

Title: 0.153um 5V CMOS EN Process\_Technology\_Topological\_Design\_Rule


6.4 5V GGNMOS\_ISO and GRNMOS\_ISO

(esd\_mn5\_iso\_io\_4t and esd\_mn5\_iso\_pp\_4t/ esd\_mn5\_iso\_io\_6t)

(030_			
No.	Description		layout rule/um
	Per finger width should be the same.		20~60
W	Min. Total width for 5V GGNMOS_ISO	≥	336
	Min. Total width for 5V GRNMOS_ISO	≥	840
L	Min. channel length for 5V GGNMOS_ISO	≥	0.7
	Min. channel length for 5V GRNMOS_ISO	≥	0.7
S	Min. clearance from SI to GT	≥	1.5
D	Min. SI overlap GT	≥	0.05
N	Min. extension from drain SI to Drain TO in Width direction	≥	S
Х	Min. Source side contact to GT spacing	≥	0.75
J	Min. space between P+ pickup ring TO and TB Guard ring TO	≥	2
n2	Min. extension from PT to TO(W/O DN)	≥	0.5
m2	Min. space from DN to PT	≥	1
m1	Min. extension of DN to TB	≥	1,
b2	Min. extension from TB to TO	≥	0.5
	Poly Resistance between Gate and Source for GRNMOS	≥	10Kohm
R	Min. length	≥	16
_	Min. and Max. width	= 7	0.5
	Min. the number rows of contacts in drain and source	≥	2
	Rechilike's		
	nent #: WTD-83D0NZ(2) 66-68 mation contained herein is the exclusive property of CSMC and shall not be distributed, reproduced, or disclosed	in whole or in	Confidential part without prior written







- The P+/PT/DP isolation ring in the device periphery is necessary;
   PT (5V Pwell) within ISO ring will be generated by Boolean rule.
- 3) Please keep the voltage between Iso-ring to bulk and keep the voltage between Iso-ring to substrate follow rule.



Version#: 0F10

# 7.0 Document correlation matrix:

Document name	Design rule	Mask Tooling	Application note	Mismatch report	SPICE model	Command file	PDK(pcell)	STD library	ΙΡ
Design rule		•	).	•	•	•	•	•	•
Mask Tooling	A		•	•	•	•	•	•	•
Application note(EDR)		7		•	•	•	•	•	•
Mismatch Report					•				•
SPICE model	/					•	•	•	•
Command file(DRC/LVS/XRC)	•						•	•	
PDK(Pcell Design kitl)	•					•		•	•
STD library									•
IP O									

## 8.0 Modify Record:

0.0 1110	ully itecolu.						
Page.	Modify Date	Old Version	New Version	Responsibility	Content		
>	2019-3-25	8A12	9B03	X F SUN	Change5.21;		
J	2019-4-9	9B03	9C04	X F SUN	Change5.21;		
	2019-8-5	9C04	9D08	X F SUN	Change6.1、6.2;		
	2020-1-9	9D08	0E01	X F SUN	Add5.31;		
7)	2020-10-9	0E01	0F10	X F SUN	Change5.3、6.0;		
Documer	nt # : WTD-83D0	NZ(2)		-END	Confidential		
The information contained herein is the exclusive property of CSMC and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of CSMC. Electronic versions are uncontrolled except when accessed directly from Document Center. Printed versions are uncontrolled except when stamped "DO NOT COPY" in red.							

