EECS 112 & CSE 132, FALL 2017

Homework 3

Due date: November, 22, 2017


Student ID:					Name:
Student ID.					rame.

1) Draw the required logic including register file, ALU and memory for the following instruction in a single cycle datapath.

Ss rs1, rs2, imm

Mem[Reg[rs1]] = Reg[rs2] + immediate

SSSrc is I when SS instruction used



2) The individual stages of datapath have the following latencies:

IF	ID	EXE	MEM	WB
250 ps	350 ps	150 ps	300 ps	200 ps

Also, assume that instructions executed by the processor are broken down as follows:

ALU	Jump/Branch	Load	Store
45%	20%	20%	15%

a) What is the clock cycle time in a pipelined and non-pipelined datapath?

b) What is the total latency of an ld instruction in a pipelined and non-pipelined processor?

c) If we can split one stage of the pipelined datapath into two new stages, each with half the latency of the original stage, which stage would you split and what is the new clock cycle time of the processor?

d) Assuming there are no stalls or hazards, what is the utilization of the data memory? Utilization is the fraction of clock cycles in which data memory is used.

e) Assuming there are no stalls or hazards, what is the utilization of the write-register port of the "Registers" unit?

- 3) Assume that X_{11} is initialized to 11 and X_{12} is initialized to 22. Suppose that the following code is executed on a pipeline datapath that does not handle data hazards (The programmer has to insert NOPs in the code where necessary). What would the final values of registers X_{13} and X_{14} be?
 - addi X_{11} , X_{12} , 5
 - **2** add X_{13} , X_{11} , X_{12}
 - 3 NOP
 - $\mathbf{4}$ addi X_{14} , X_{11} , 15

NOP

$$X_{14} = 27 + 15 = 42$$

4) Consider the following sequence of instructions that are executed on a five-stage pipelined datapath.

add
$$X_{15}$$
, X_{12} , X_{11}
ld X_{13} , $4(X_{15})$
ld X_{12} , $0(X_2)$
or X_{13} , X_{15} , X_{13}
sd X_{13} , $0(X_{15})$


a) If there is no forwarding or hazard detection, insert the minimum number of NOPs to ensure correct execution.

b) Now, change and/or rearrange the code to minimize the number of NOPs needed. You can assume register X_{17} can be used to hold temporary values in your modified code.

5) Suppose that we are having the following sequence of instructions:


1d
$$X_1$$
, 40 (X_6) add X_6 , X_2 , X_2 sd X_6 , 50 (X_1)


a) Indicate dependencies and their type.



b) Assume there is no forwarding in this pipelined processor. Insert the minimum number of NOPs to ensure correct execution.

c) Add minimum number of NOPs to this code to eliminate hazards if there is ALU-ALU forwarding only (no forwarding from the MEM to the EX stage)?





6) The breakdown of instruction categories are as follows:

R-Type	BEQZ/BNEZ	JAL/JALR	LD	SD
40%	25%	5%	25%	5%

Also, assume the following branch predictors accuracies:

Always-Taken	Always-Not-Taken	2-Bit
45%	55%	85%

a) What is the extra CPI due to mispredicted branches with the always-taken predictor? (Assume that branch outcomes are determined in the EXE stage.)

b) What is the extra CPI for the always-not-taken predictor?

c) What is the extra CPI for the 2-bit predictor?

- 7) Suppose the repeating pattern (in a loop) of branch outcomes: NT, NT, NT, NT, NT
 - a) What is the accuracy of always-taken and always-not-taken predictors for this sequence of branch outcomes?

AT: 20%

ANT: 80%

b) What is the accuracy of the 2-bit predictor for this pattern? First, write the output of prediction then calculate accuracy.

Assume that the predictor starts off in the bottom left of the following figure (predict-not-taken).

