

Module Quiz 6C (10 pts, close book & note)

Week 7 Thursday, Winter 2017

Design an invertor circuit to provide $V_{oh} = 1.2V$, $V_{ol} = 50mV$ so that the current drawn from supply in the low output state is $30\mu A$. Transistor Q has $V_t = 0.4V$, $\mu_n C_{ox} = 500\mu A/V^2$ and $\lambda=0$.



(a) Find V_{dd} , R_D and (W/L)

(b) If R_D is replaced by pMOS Q_p to form a CMOS invertor and it is given that $\mu_p = \mu_n/3$, find W_p for $V_m = V_{dd}/2$ [$L_p = L_n = 65nm$, $|V_{tp}| = 0.4V$]. Comment on advantages and disadvantages of such a design.

(c) What is the output resistance of CMOS invertor designed in (b) when the output is high and low?

