



1. Access the URL <https://www.edaplayground.com/> via your browser. You should see the following:




2. Register for an account if you have not done so by clicking 'Log in' at the upper right corner. Otherwise, login using your registered account.

3. In the left panel:

- Select "System Verilog/Verilog" under **Testbench + Design**.
- Select "None" under **UVM / OVM**.
- Select "None" under **Other Libraries** and leave the subsequent options unchecked.
- Select "Icarus Verilog 0.10.0" under **Tools & Simulators**. You can also explore the other free simulators available.
- Tick the box "Open EPWave after run".



4. Type in your Verilog design in the **SV/Verilog Design** panel (right panel). I have used the example of a half adder.


```
design.sv 
1 module half_adder (
2     input wire a, b,
3     output wire sum, carry
4 );
5
6     assign sum = a ^ b;
7     assign carry = a & b;
8
9 endmodule
10 |
```

SV/Verilog Design

5. Type in your Verilog tesbench in the **SV/Verilog Testbench** panel (left panel).
Add a second initial block to your testbench file with the following system calls:

```
initial begin
    $dumpfile("dump.vcd");
    $dumpvars(1);
end
```

This will allow you to generate the waveform files in EPWave.

```
testbench.sv 
1 // half_adder_tb.v
2
3 `timescale 1 ns/10 ps // time-unit = 1 ns, precision = 10 ps
4
5 module half_adder_tb;
6
7     reg a, b;
8     wire sum, carry;
9
10    // duration for each bit = 20 * timescale = 20 * 1 ns = 20ns
11    localparam period = 20;
12
13    half_adder UUT (.a(a), .b(b), .sum(sum), .carry(carry));
14
15    initial // initial block executes only once
16    begin
17        // values for a and b
18        a = 0;
19        b = 0;
20        #period; // wait for period
21
22        a = 0;
23        b = 1;
24        #period;
25
26        a = 1;
27        b = 0;
28        #period;
29
30        a = 1;
31        b = 1;
32        #period;
33    end
34
35    initial
36    begin
37        $dumpfile("dump.vcd");
38        $dumpvars(1);
39    end
40
41 endmodule
42
```

SV/Verilog Testbench

6. Click the **Run** button at the top of the window.
You should see the following waveform.

