Lab 8 Report

Matthew Crump A01841001 Nicholas Williams A02057223

Objectives

Add 3 DLX instructions to the assembler and DLX architecture. Instantiate the DLX processor on the Intel DE10-Lite development board. Print characters, integers, and unsigned integers to the screen via UART.

Procedure

We started this lab by first altering our assembler to be able to handle the three new instructions PCH (print character to the screen via UART), PD (print signed decimal integer to screen via UART), and PDU (print unsigned decimal integer to screen via UART). Our assembler not only creates the appropriate files, but it also checks for proper grammar and spelling in the assembly file. This meant that we had to improve the grammar and spell checker to handle the three new instructions as well. We also updated our Python DLX simulator to allow for these new instructions. This will aid us in debugging later.

We then went through the VHDL that we had from Lab 7 and created a top module and wrapper module that implements the modules from Lab 7 along with the required modules for Lab 8. The wrapper module connects all of the signals between modules, and the top module connects the pins, clk, and reset to the wrapper. We did it this way so that our testbench can also connect to the wrapper module just like the top module typically does. We then pulled in our UART module from Lab 1 and connected its signals. We disconnected the receive pin from the UART, so we will have to connect that signal before we implement the scan modules in the future.

We then made a print module that watched for 1 of the three new opcodes to enter the execute stage. The vhdl file for the print module also connected the signals for the FIFO, LIFO, DIVIDER, and UART. As soon as one of the three new opcodes is found the corresponding register value is thrown into the FIFO to act as a buffer. We then created a finite state machine that handles the registered value accordingly based on whether it is a character, unsigned decimal, or decimal value (see Figure 1). The finite state machine sends the signed and unsigned decimal values through the divider and remainder bits into the LIFO. We then set a flag that tells the UART to start pulling from

the LIFO, and we wait until the LIFO is empty to go back to an IDLE state. From here, we have the potential to pull another value from the FIFO and start the process all over again.




Figure 1. Finite state machine for print module

Some additional modifications needed to happen in the decode and execute stages. We had originally typed some conditions as being just greater than or equal to the jump instruction, but were not bound on the upper end. Without these changes, it could have possibly caused a stall condition.

Finally, the last thing we needed to do was get the DLX factorial program to use the new print statements. We typed out the "Welcome to the DLX factorial program!" string then one helper string of "! = ". We then created small loops that would print each string character by character. This also included print unsigned decimal instructions for our input and output of the factorial program.

Results

We wrote our modules and then worked through the errors until the project successfully compiled. We ran into errors with the divider component and had to look up how the divider is properly instantiated. We decided to program the DE10-Lite board with the compiled build, but to no surprise it did not work. We then wrote a testbench to see which signals were failing to behave correctly.

Through simulation we found out that our handshake with the LIFO and UART was not working as desired and it sent write/read signals that lasted for 2 clock cycles each, instead of one. We modified our original state machine to use one additional state to create more time between reading out the LIFO and saving the byte in the UART's send buffer. We then got data on the TX line, however it was all zeros. This was just an off-by-one error when sending data from FIFO and into the LIFO when setting the write enable registers.




Figure 2. Oscilloscope display of transmitted signal

We fixed the problem and got ASCII values on the TX line, but there was a zero at the start of each printed number. We realized that the LIFO was being written to one too many times. We quickly fixed the mistake by making the state machine disable the LIFO write enable one clock cycle earlier. One thing we forgot to make in the design stage of this lab was to make negative numbers be inserted into the divider in the two's complement form, else -32k would be interpreted as negative 4 billion. A simple mux to switch between these two values was all that was needed.

We moved on from a simple test program and tried our new factorial program with print statements. The output had many repeated characters after the main welcome string was printed. We caused this by inserting data into the FIFO during a stall condition which then caused the instruction to be repeated. We fixed this by adding the stall signal as a condition for inserting into the FIFO. Now, the output was closer to what we expected, but the first character was null and the last character in the string was skipped. It turned out the data forwarding was not working so we got the character from

the previous loop iteration which explained why the first character was always wrong and the last character was always skipped. We actually corrected this one in software by making our DLX assembler put the source register in the RS1 spot rather than the RS2 or RD place. This fixed the problem, but then sometimes it would not print. The instructions were somehow interpreted as a stall condition. We fixed this in software by setting the RD field of the instruction, although unused, to 31. This made it so that the check for RS1 equal to RD (along with some other conditions), would not cause a stall.

Flow Summary			
< <filter>></filter>			
Flow Status	Successful - Tue Mar 22 19:43:08 2022		
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition		
Revision Name	Fetch		
Top-level Entity Name	DLX_Top		
Family	MAX 10		
Device	10M50DAF484C7G		
Timing Models	Final		
Total logic elements	2,186 / 49,760 (4 %)		
Total registers	649		
Total pins	51 / 360 (14 %)		
Total virtual pins	0		
Total memory bits	69,888 / 1,677,312 (4 %)		
Embedded Multiplier 9-bit elements	0 / 288 (0 %)		
Total PLLs	0 / 4 (0 %)		
UFM blocks	0/1(0%)		
ADC blocks	0/2(0%)		

Figure 3. Implementation Results

We finally got everything on the board and working properly. Figure 4 shows the serial terminal output for our working lab. We will admit that it is not as well tested as we would like it to be and we most definitely need to worry about fixing timing issues, but we are happy with the results we have achieved thus far.

```
COM9 - Tera Term VT

File Edit Setup Control Window Help

Welcome to the DLX factorial program!

6! = 720
```

Figure 4. Final output to the serial terminal

Conclusion

Overall we are very pleased with our project's ability to handle the three new instructions PCH, PD, and PDU. We eventually got the output to be what it needed to be for this lab, but we will admit that our processor is certainly not bug free. The good news is that our CPU is still calculating 6 factorial correctly, and we are able to print it to the screen. Hopefully before the final project we can fix all of the bugs in our code to truly handle all situations we could encounter on the final project. As shown in the oscilloscope output, if our program is given a long number to translate, the divider can't keep up at this clock speed and spits out garbage half way through. Soon, we will hook up the print module to the 10 MHz clock to allow the divider enough time to do its thing.

Appendix A

```
library ieee, lpm, work;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
use ieee.std logic unsigned.all;
use lpm.lpm components.all;
use work.dlx package.all;
entity <u>DLX Print Scan</u> is
       g_UART_WIDTH : natural := 8;
       g TX DEPTH : natural := 16;
       g DEPTH : natural := 64;
       g FIFO WIDTH : natural := 34
       clk : in std logic;
       rstn : in std logic;
       invalid : in std logic;
       print data : in std logic vector(c DLX WORD WIDTH-1 downto 0);
       op code : in std logic vector (c DLX OPCODE WIDTH-1 downto 0);
       uart rx : in std logic;
       tx busy : out std logic;
       uart tx : out std logic
rchitecture rtl of DLX Print Scan is
   component LPM DIVIDE
              generic (LPM WIDTHN : natural;
                          LPM WIDTHD : natural;
   LPM_NREPRESENTATION : <u>string</u> := "UNSIGNED";
   LPM_DREPRESENTATION : string := "UNSIGNED";
   LPM PIPELINE : natural := 0;
   LPM TYPE : string := L DIVIDE;
   LPM_HINT : string := "UNUSED");
    port (NUMER : in std logic vector(LPM WIDTHN-1 downto 0);
   DENOM : in std logic vector(LPM WIDTHD-1 downto 0);
   ACLR : in std logic := '0';
   CLOCK : in std logic := '0';
   CLKEN : in std logic := '1';
   QUOTIENT : out std logic vector(LPM WIDTHN-1 downto 0);
   REMAIN: out std logic vector(LPM WIDTHD-1 downto 0));
   signal twos complement : std logic vector (c DLX WORD WIDTH-1 downto
0);
   signal data in : std logic vector(c DLX WORD WIDTH-1 downto 0);
```

```
signal div input : std logic vector (c DLX WORD WIDTH-1 downto 0);
   signal quotient : std logic vector(c DLX WORD WIDTH-1 downto 0);
   signal cmd : std logic vector(1 downto 0);
   signal is negative : std logic;
    signal sign bit : std logic;
   signal div data : std logic vector(c DLX WORD WIDTH-1 downto 0);
   signal fifo full : std logic;
   signal fifo wr en : std logic;
   signal fifo_empty : std_logic;
   signal fifo rd en : std logic;
   signal fifo_rd_data : std logic vector(g FIFO WIDTH-1 downto 0);
   signal fifo wr data : std logic vector (g FIFO WIDTH-1 downto 0);
   signal lifo full : std logic;
    signal lifo wr en : std logic;
   signal lifo_wr_data : std logic vector(g_UART_WIDTH-1 downto 0);
   signal div char : std logic vector(g UART WIDTH-1 downto 0);
    signal lifo empty : std logic;
   signal lifo rd en : std_logic;
   signal rx data valid : std logic;
   signal tx_data_valid : std_logic;
   signal tx byte : std logic vector(g UART WIDTH-1 downto 0);
   signal received byte : std logic vector (g UART WIDTH-1 downto 0);
   type state type is (s IDLE, s READ, s CHAR, s SIGNED, s DIVIDE,
s DELAY, s POP, s WAIT);
   signal print_state : state_type;
   signal lifo in sel : std logic;
   signal tx ready : std logic;
    twos complement <= (not fifo rd data(31 downto 0)) + '1';</pre>
   data in <= twos complement when (fifo rd data(33 downto 32) =
c DLX PD(1 downto 0) and fifo rd data(3) = '1') else fifo rd data(31
   process(clk)
        if(rising edge(clk)) then
            if op code >= c DLX PCH and op code <= c DLX PDU and invalid :
                fifo wr data <= op code(1 downto 0) & print data;
                fifo wr en <= not fifo full;</pre>
                fifo wr en <= '0';
```

```
process(clk)
    if(rising edge(clk)) then
         case print_state is
                   if fifo empty = '0' then
                        fifo_rd_en <= '1';
                        div data <= data in;</pre>
                        sign_bit <= fifo_rd_data(31);</pre>
                        cmd <= fifo rd data(33 downto 32);</pre>
                        print_state <= s_READ;</pre>
                        fifo rd en <= '0';
                        print_state <= s_IDLE;</pre>
                   fifo rd en <= '0';
                   if cmd = c DLX PCH(1 downto 0) then
                        print_state <= s_CHAR;</pre>
                       print_state <= s_DIVIDE;
lifo_wr_en <= '1';</pre>
                        if cmd = c DLX PD(1 downto 0) then
                             is_negative <= sign_bit;</pre>
                            is negative <= '0';
                   print_state <= s_DELAY;</pre>
                   \frac{1}{1} lifo_in_sel <= \frac{1}{1};
                   lifo wr en <= '1';
                   lifo wr en <= '0';
                   print state <= s DELAY;</pre>
                   if quotient = x"00000000" then
                        if is negative = '1' then
                            print state <= s SIGNED;</pre>
                             lifo wr en <= '0';
                            print state <= s DELAY;</pre>
                        lifo_wr_en <= '1';</pre>
                        print state <= s DIVIDE;</pre>
```

```
when s DELAY =>
                   lifo wr en <= '0';
                   lifo in sel <= '0';
                   print state <= s POP;</pre>
              when s POP =>
                   lifo rd en <= '1';
                   tx_ready <= '0';
if lifo_empty = '1' and tx_busy = '0' then</pre>
                       print state <= s IDLE;</pre>
                        print state <= s WAIT;</pre>
                   lifo_rd_en <= '0';</pre>
                   tx_ready <= '1';
if lifo_empty = '0' and tx_busy = '0' then</pre>
                   print_state <= s_POP;
elsif lifo_empty = '1' and tx_busy = '0' then</pre>
                       tx_ready <= '0';</pre>
                        print_state <= s_IDLE;</pre>
                  print state <= s IDLE;</pre>
PRINT BUF: entity work.FIFO(rtl)
         g WIDTH => g FIFO WIDTH,
         g_DEPTH => g_DEPTH
         clk => clk,
         rstn => rstn,
         full => fifo_full,
         wr en => fifo wr en,
         wr data => fifo wr data,
         empty => fifo empty,
         rd en => fifo_rd_en,
         rd_data => fifo_rd_data
div input <= div data when fifo rd en = '1' else quotient;</pre>
DIV: component <u>LPM DIVIDE</u>
    LPM_WIDTHN => c_DLX_WORD_WIDTH,
    LPM WIDTHD => g UART WIDTH,
```

```
clock => clk,
       aclr => not rstn,
       numer => div input,
       denom => std logic vector(to unsigned(10, g_UART_WIDTH)),
       quotient => quotient,
       remain => div char
   lifo wr data <= div data(7 downto 0) when lifo in sel = '1' else x"2D"
when (print_state = s SIGNED) else div char + x"30;
   TX BUF: entity work.LIFO(rtl)
       g_WIDTH => g_UART_WIDTH,
       g DEPTH => g TX DEPTH
       rstn => rstn,
       full => lifo full,
       wr en => lifo wr en,
       wr_data => lifo_wr_data,
       empty => lifo empty,
       rd en => lifo rd en,
       rd data => tx byte
   tx data valid <= tx ready;</pre>
   UART1: entity work.uart(rtl)
       clk => clk,
       rx serial => uart rx,
       rx byte => received byte,
       tx serial => uart tx,
       tx data valid =>tx data valid,
       tx_byte => tx_byte,
       tx busy => tx busy
end rtl;
```