UART Lab Report

Matthew Crump A01841001 Nicholas Williams A02057223

Objectives

Review concepts of digital design, including Finite State Machines, FIFOs, PLLs, serial communication, ASCII, VHDL, and learn how to use the Intel Pin Planner. All of these skills will be combined to create a UART to change the case of the letter received and then send it back.

Procedure

We used the system Builder tool to generate the initial project with the clock inputs, push buttons, and GPIO header. This was then translated from Verilog to VHDL. We knew that the UART would be used in future labs, so we made it a separate module while the part that would translate the character case would just be in the top module. We reviewed the UART timing diagrams given on the lecture slides. From those timing diagrams we derived the state machines for both the RX and TX side of the UART. A generic was used to easily configure the BAUD rate of our UART. This number (clks_per_bit) was calculated by taking the FPGA clock frequency divided by the BAUD rate. This number would tell us how many FPGA clocks would occur per bit of serial data. This generic will eventually be changed to a register that can be configured by a CPU to change the BAUD rate while running.




Figure 1. RX State Machine

For both the RX and TX state machine, we used 4 states each. The first state waits for the start bit and upon receiving the startbit, the machine changes state. The next state waits for half of the bit rate to align the sampling with the center of the data bit. After this time, the state machine transitions to the third state. Here, the state machine waits for the counter to expire and shifts one data bit into the receive buffer. After receiving 8 data bits, the state machine switches to the last state to verify that a stop bit has been sent and if so, raises the data_valid flag and goes back to the idle state. Similar steps were done for the transmit side of the UART.

A state machine in the top module waits for the rx data valid signal. Upon receiving this signal, it looks at the received byte and if it is within the range of a capital letter it adds 32 or if it is within the range of a lower case letter it subtracts 32. This result is then saved into the TX send byte and the TX data valid flag is raised. If the received byte is not an alphabetical letter, then an 'E' is saved into the TX send byte.

Results

For the first iteration, we just made a simple loopback configuration. This was done to ensure that the data received could be sent back unaltered. This first test was successful, and created a good foundation to build off of. We cut the loopback and then put our state machine inline to translate the received bytes. This also worked as expected since each letter case that was sent was flipped and any non-alphabetical characters were sent back as an "E". The TX light on the board also lit up on each transmit for debugging purposes to easily verify that the state machines were working.




Figure 2. Simulation Results

Figure 2 shows a wave diagram that resulted from simulating the transmit state machine. As the tx_data_valid line goes high the tx_busy line goes high to show that it is transmitting the data. The tx_serial line begins to transmit the data starting with a start bit of zero and ending with a stop bit of one.

Everything seemed to work with this lab. We realized that we forgot to add reset logic and so we quickly added that to the top module's state machine. The reset just sets the state machine back to the idle state. In the idle state each of the values are reset to 0. Overall, everything worked. Figure 3 shows the Flow Summary. Everything is to be expected in the flow summary. If we had not used the system builder to set up the pin header for us then we could have used less pins.

Flow Summary	
< <filter>></filter>	
Flow Status	Successful - Wed Jan 19 08:32:41 2022
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name	UART
Top-level Entity Name	top
Family	MAX 10
Device	10M50DAF484C7G
Timing Models	Final
Total logic elements	145 / 49,760 (< 1 %)
Total registers	65
Total pins	50 / 360 (14 %)
Total virtual pins	0
Total memory bits	0 / 1,677,312 (0 %)
Embedded Multiplier 9-bit elements	0/288(0%)
Total PLLs	0/4(0%)
UFM blocks	0/1(0%)
ADC blocks	0/2(0%)

Figure 3. Flow Summary

Conclusion

We successfully designed a UART onto our DE10-Lite board that can interface with a serial terminal on a computer. When a lower-case letter is pressed on the computer's keyboard then an upper-case letter appears inside the terminal. Likewise, when an upper-case letter is pressed then a lower-case letter appears inside the terminal. Any non-alphabetical letter that is pressed results in an "E" being printed to the serial terminal. We learned how to properly setup pins inside of the qsf file. Overall, we fulfilled the requirements for this lab and met the learning objectives along the way.

Appendix A

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
use ieee.std logic unsigned.all;
entity top is
        MAX10_CLK1_50 : in std_logic;
MAX10_CLK2_50 : in std_logic;
rstn : in std_logic;
    signal convert state : state type;
    signal rx_pin : std_logic;
    signal tx_pin : std_logic;
    signal tx busy : std logic;
    signal saved byte : std logic vector(7 downto 0);
    signal received byte : std logic vector(7 downto 0);
begin
             clks_per_bit => 2604
             rx serial => rx pin,
             rx byte => received byte,
             tx_data_valid =>tx_data_valid,
tx_byte => saved_byte,
             tx busy => tx busy
        elsif rising edge (MAX10 CLK1 50) then
                          tx data valid <= '1';
                          if received_byte >= "010000001" and received_byte <= "01011010" then</pre>
                               saved byte <= received byte + "00100000";
                          elsif received byte >= "01100001" and received byte <= "01111010" ther
```

Appendix B

```
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity uart is
        clks_per_bit : integer := 11
        rx data valid : out std logic;
        rx_byte : out std_logic_vector(7 downto 0);
        tx byte : in std logic vector(7 downto 0)
    type state_type is (s_IDLE, s_START_BIT, s_DATA_BITS, s_STOP_BIT);
    signal tx state : state type;
   signal rx_state : state_type;
    signal rx_data : std_logic;
   signal rx clock count : integer range 0 to clks per bit-1 := 0;
    signal tx clock count : integer range 0 to clks per bit-1 := 0;
   signal tx bit index : integer range 0 to 7 := 0;
begin
        if rising edge(clk) then
           rx_data_raw <= rx_serial;</pre>
            rx data <= rx_data_raw;
        if rising_edge(clk) then
                    rx_data_valid <= '0';</pre>
                    rx clock count <= 0;
                    if rx_data = '0' then -- start bit detected
                        rx state <= s START BIT;</pre>
```

```
if rx clock count = ((clks per bit-1)/2) then -- count to the middle of
                     rx clock count <= 0;
             if rx_clock_count < clks_per_bit - 1 then</pre>
                 rx byte(rx bit index) <= rx data; -- save the bit
                     rx_bit_index <= rx_bit_index + 1;</pre>
                     rx_bit_index <= 0;</pre>
        when s_STOP_BIT =>
             if rx_clock_count < clks_per_bit - 1 then</pre>
                 rx data valid <= '1';</pre>
if rising edge(clk) then
             tx_serial <= '1';</pre>
             tx_busy <= '0';</pre>
             tx bit index <= 0;
                 tx_busy <= '1';
                 tx data <= tx byte;
```