# Lab 8 Report

Matthew Crump A01841001 Nicholas Williams A02057223

## **Objectives**

The objective of this lab is to implement an ADC and wire VHDL to interface with it. This lab will also require finding and reading documentation for the IP block.

#### **Procedure**

We started by reviewing our notes from the ADC lecture to figure out what settings we should use to generate the ADC IP. We determined we would use any of the analog inputs except for ADC\_6 and ADC\_7 as there are no headers for those. We configured the PLL to generate a clock of 10 MHz that then went into the ADC IP block. At first we were confused why this was needed but after reading the documentation for the ADC block, it's because the input clk can not be selected and only has one connection to the PLL clock output. We then referred to the documentation and the example projects and determined we could hard-code all of the command signals high.

We instantiated all 6 of the 7-segment displays, driving 3 of them off and the other 3 with data. We created a read process that would read in the ADC value whenever it was ready and save it in an intermediate register. From there, the intermediate value would be read into the display register every second. Pressing the reset button would reset the ADC block. We connected a potentiometer to ADC channel 0, connecting the other 2 pins to power and ground.

#### Results

We successfully used the IP Catalog to create an ADC module. The hardest part of this lab was setting up the port map to connect our top module to the ADC module. We successfully created a PLL using the IP Catalog that was able to drive the ADC clock. We connected the lock signal of the ADC to the PLL. We also connected the reset button to the ADC.

Once we had all the signals connected inside of our design, we created two processes that were sensitive to the system clock. The first process simply updated a register with the response data every time the valid response signal was received. The second

process counted to 10 million and then sent the adc data to the 7-segment displays. The second process would also pause the displayed value for as long as the reset button was pressed. We then compiled our design and had no problems. Figure 1 shows our design's flow summary.




Figure 1. Flow Summary

We did not have a breadboard or a potentiometer the first time we programmed the DE10-lite board with our design. The display seemed to update every second, but the displayed value hovered around zero. The next day we were able to connect our FPGA to a potentiometer.

Figure 2 shows a DE10-lite board that is programmed with our final design. The red wire connects the input of the potentiometer to the 5V source on our breadboard. The green wire connects the potentiometer's ground to a ground pin on our DE10-lite board. The blue wire connects the output of the potentiometer to the input of our ADC. The displayed value changes as the potentiometer is adjusted with a screwdriver.




Figure 2. Finished Lab

### Conclusion

It's great that the MAX10 FPGA includes an ADC, this opens up more possibilities when interfacing with sensors. This way no external ADC chip is needed, saving space on the board and allows for monitoring the package temperature of the FPGA. This lab also provided an opportunity to read documentation in the IP catalog. As well as, providing insight into how an ADC works and its limitations.

## Appendix A

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
use ieee.std logic unsigned.all;
entity ADC lab is
        ADC_CLK_10 : in std_logic;
        MAX10_CLK1_50 : in std_logic;
MAX10_CLK2_50 : in std_logic;
        ARDUINO IO : inout std logic vector (15 downto 0);
        ARDUINO_RESET_N : inout std_logic;
        KEY : in std logic vector(1 downto 0);
        HEX0 : out std logic vector(7 downto 0);
        HEX1 : out std logic vector(7 downto 0);
        HEX2 : out std logic vector(7 downto 0);
        HEX3 : out std logic vector(7 downto 0);
        HEX4 : out std logic vector(7 downto 0);
        HEX5 : out std logic vector(7 downto 0)
end ADC lab;
architecture behave of ADC lab is
    signal rstn btn : std logic;
    signal adc clk : std logic;
    signal lock : std logic;
    signal adc_voltage : std logic vector(11 downto 0);
    signal cmd valid : std logic := '1';
    signal cmd channel : std logic vector(4 downto 0) := "00001";
    signal cmd start pack : std logic := '1';
    signal cmd_start_pack : std_logic := '1';
signal cmd_ready : std_logic := '1';
signal resp_valid : std_logic;
signal resp_channel : std_logic_vector(4 downto 0);
    signal resp_data : std logic vector(11 downto 0);
    signal resp start pack : std logic;
    signal resp end pack : std logic;
    signal counter : natural;
    signal adc_voltage_reading : std logic vector(11 downto 0);
p sample : process (adc clk)
        if rising edge (adc clk) then
             if resp_valid = '1' then
                  adc_voltage_reading <= resp_data;</pre>
 one hz : process (adc clk)
```

```
if rising_edge(adc_clk) then
          if rstn_btn = '0' then
               adc_voltage <= adc_voltage;</pre>
          elsif counter >= (10000000 - 1) then
    counter <= 0;</pre>
               adc_voltage <= adc_voltage_reading;</pre>
               counter <= counter + 1;</pre>
PLO: entity work.PLL(syn)
          inclk0 => ADC CLK 10,
          c0 \Rightarrow adc_clk
          locked \Rightarrow \overline{l}ock
HX0: entity work.Seg Decoder(rtl)
    port map (
    en => '1',
          binary => adc_voltage(3 downto 0),
          dp => '0'
         hex => HEX0
HX1: entity work.Seg_Decoder(rtl)
    port map (
    en => '1',
         binary => adc_voltage(7 downto 4),
         dp => '0',
hex => HEX1
HX2: entity work.Seg_Decoder(rtl)
    port map (
    en => '1',
         binary => adc_voltage(11 downto 8),
dp => '0',
hex => HEX2
HX3: entity work.Seg Decoder(rtl)
         en => '0',
binary => "0000",
          dp => '0',
         hex => HEX3
HX4: entity work.Seg_Decoder(rtl)
         en => '0',
binary => "0000",
         dp => '0',
hex => HEX4
HX5: entity work.Seg Decoder(rtl)
```

```
port map (
    en => '0',
    binary => "0000",
          dp => '0',
hex => HEX5
     rstn btn <= KEY(0);
adc_0 : entity work.adc(rtl)
     port map (
clock_clk
                                     => ADC_CLK_10,
=> rstn_btn,
=> adc_clk,
          reset_sink_reset_n => rstn_adc_pl1_clock_clk => adc_c
adc_pl1_locked_export => lock,
          command_valid
command_channel
                                        => cmd_valid,
                                        => cmd_channel,
          command_startofpacket => cmd_start_pack,
          command_endofpacket => cmd_end_pack,
command_ready => cmd_ready,
          response valid
                                       => resp_valid,
          response_channel => resp_channel,
resp_channel,
          response data
                                       => resp_data,
          response_startofpacket => resp_start_pack,
          response endofpacket => resp_end_pack
end behave;
```