## DSP LAB FINAL EXAM

04 December 2021 11:58

Q1. Write a dsPIC executable program to generate 100 kHz PWM on channel one and two (using PWM-channels of the processor) with different duty ratios. The duty ratio count (minimum count in channel-1 while maximum count in channel-2) needs to be load from the given series (Assume the series as: 200, 079, 450, 721, 231, 367, 108, 917, 289, 333).

Step 1 -> Sort the serves

```
.equ __30F6010, 1
              .include "p30f6010.inc"
              .global __reset
19
      ;Configuration bits:
23
24
              config __FWDT, WDT_OFF
                                                 :Turn off Watchdog Timer
              .text
            reset:
              series: 200, 079, 450, 721, 231, 367, 108, 917, 289, 333
29
          : this series is stored from 0x1000 to 0x1012
          MOV #200, WO
          MOV W0, 0x1000
33
          MOV #79, WO
34
          MOV W0, 0x1002
         MOV #450, WO
35
         MOV W0, 0x1004
37
          MOV #721, WO
38
         MOV W0, 0x1006
39
          MOV #231. WO
40
         MOV W0, 0x1008
          MOV W0, 0x100A
43
          MOV #108, WO
44
          MOV W0. 0x100C
          MOV #917, WO
45
          MOV W0, 0x100E
47
          MOV #289, WO
48
          MOV W0, 0x1010
          MOV #333, WO
49
          MOV W0, 0x1012
50
```

```
51
             ; bubble sort starts
52
                                          ; PROGRAM COUNTER FOR INNER LOOP
; PROGRAM COUNTER FOR OUTER LOOP
             MOV #0x0000, W0
55
             MOV #0x00000, W5
                                         ; OUTER LOOP FOR BUBBLE SORT
             LOOP4: DO #8, END4
              MOV #0x1000, W1
                                            ; STARTING ADDRESS TO W1
                                            ; STARTING ADDRESS TO W2
             MOV #0x1002, W2 ; STARTING ADDRESS TO W2
LOOP1: DO #8, END1 ; INEER LOOP FOR IMMEDIATE SORT
60
                                     ; TEMP STORAGE OF VALUE 1 FOR CP
; TEMP STORAGE OF VALUE 2 FOR CP
; CP SETS CARRY IF W3>W4
; BRANCH TO LOOP2 IF CARRY IS SET
; BRANCH TO LOOP3 IS IT ISNT
                  MOV [W1], W3
                  MOV [W2], W4
                  CP W3, W4
                  BRA C, LOOP2
                 BRA LOOPS
65
                  LOOP2: MOV W3, [W2] ; SWAPPING NUMBERS IF W3>W4
                                                ; SWAPPING NUMBERS IF W3>W4
; BRANCH TO LOOP3 (UNCONDITIONAL)
                   MOV W4, [W1]
                   BRA LOOPS
                                               ; INCREMENT ADDRESS 1 FOR NEXT SWEEP
; INCREMENT ADDRESS 2 FOR NEXT SWEEP
; INNER LOOP PC INCREMENT
; OUTER LOOP PC INCREMENT
                   LOOP3: INC2 W1, W1
                   INC2 W2, W2
             END1: INC WO, WO
73
             END4: INC W5, W5
             ; end of sorting
              ; now the minimum value is stored in 0x1000 where the
              ; maximum value is stored in 0x1012
              ; PWM1 needs minimum value (i.e. 0x1000)
81
              ; PWM2 needs maximum value (i.e. 0x1012)
              ; PWM Code starts from here
```

```
, FWT COUR SCALES ITOM HELE
 85
            mov #0x0400. w0
                                    ; PWM module is disabled, continue operation in
 86
            mov w0, PTCON
                                    ; Idle mode, special event interrupt disabled,
                                   ; immediate period updates enabled, no external
                                    ; synchronization
 88
 89
            ; Set the PWM Period
            mov #0x094D, w0
                                    ; Select period to be approximately 2.5?s
 91
            mov w0, PTPER
                                    ; PLL Frequency is ~480MHz. This equates to a
                                    ; clocke period of 2.lns. The PWM period and
 92
                                    ; duty cycle registers are triggered on both +ve
 94
                                    ; and -ve edges of the PLL clock. Therefore,
                                    ; one count of the PTPER and PDCx registers
 95
 96
                                    ; equals 1.05ns.
                                    ; So, to achieve a PWM period of 2.5?s, we
 97
                                    ; choose PTPER = 0x094D
98
99
100
            ; Select individual Duty Cycle Control
101
102
103
            mov #0xFFFF, w0
                                    ; Fault interrupt disabled, Current Limit
            mov w0, PWMCON1
                                    ; interrupt disabled, trigger interrupt,
105
                                    ; disabled, Primary time base provides timing,
106
                                    ; DC1 provides duty cycle information, positive
107
                                    ; dead time applied, no external PWM reset,
108
                                    ; Enable immediate duty cycle updates
109
110
            ; Duty Cycle Setting
111
112
            ; PWM1 needs minimum value (i.e. 0x1000)
113
            MOV #0x1000, W0 ; MINIMUM VALUE ADDRESS
114
            MOV [WO], W1
109
110
            ; Duty Cycle Setting
111
112
            ; PWM1 needs minimum value (i.e. 0x1000)
                                  ; MINIMUM VALUE ADDRESS
113
            MOV #0x1000, W0
114
            MOV [WO], W1
115
116
                                   ; To achieve a duty cycle of 50%, we choose
117
            MOV W1, PDC1
                                   ; the PDC1 value = 0.5*(PWM Period)
                                    ; The ON time for the PWM = 1.25?s
118
119
                                    ; The Duty Cycle Register will provide
120
                                    ; positive duty cycle to the PWMxH outputs
121
                                    ; when output polarities are active high
122
                                    ; (see IOCON1 register)
123
124
            ; PWM2 needs maximum value (i.e. 0x1012)
125
                                   ; MAXIMUM VALUE ADDRESS
            MOV #0x1012, W0
            MOV [W0], W2
126
127
                                  ; To achieve a duty cycle of 50%, we choose
                                    ; the PDC1 value = 0.5*(PWM Period)
            MOV W2, PDC2
128
129
                                   ; The ON time for the PWM = 1.25?s
130
                                   ; The Duty Cycle Register will provide
131
                                    ; positive duty cycle to the PWMxH outputs
132
                                    ; when output polarities are active high
133
                                   ; (see IOCON1 register)
134
            bset PTCON. #15
                                   : turn ON PWM module
135
```

Sorting & PWM outputs are in next page

