

DSP Lab Submission, Madhav Lekkala (2020EEP2489)

26 November 2021 01:00

1. Develop a dspic executable program that will generate a series 2, 5, 8, 11,14,17,... and store in the memory.

Code :-

```
1  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
2  ;      Submission by      : Madhav Lekkala
3  ;      Roll Number       : 2020EEP2489
4  ;      Problem #         : Problem 1
5  ;      Program des       : Generate series 2,5,8,11,14
6  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
7  .equ __30F6010, 1
8
9      .include "p30f6010.inc"
10     .global __reset
11
12     .text
13     __reset:                                ; MAIN FUNCTION START
14     MOV #0x1000, W4                          ; LOAD START ADDRESS TO W4
15     MOV #0x0001, W0                          ; PROGRAM COUNTER (SELF)
16     MOV #2, W1                               ; STARTING VALUE OF 2 STORED IN W1
17
18     LOOP1:  DO #14, END1                     ; RUN LOOP FOR 15 TIMES
19     MOV W1, [W4]                             ; MOV UPDATED VALYE TO W4 ADDRESS
20     INC2 W4, W4                              ; INCREMENT ADDRESS BY 0x02
21     ADD #3, W1                               ; ADD 3 TO PREV VALUE
22     END1:   INC W0,W0                        ; INCREMENT SELF PROGRAM COUNTER
23
```

Storage starts from 0x1000

Before Running code →

Address	00	02	04	06	08	0A	0C	0E	ASCII
0FE0	0000	0000	0000	0000	0000	0000	0000	0000
0FF0	0000	0000	0000	0000	0000	0000	0000	0000
1000	0000	0000	0000	0000	0000	0000	0000	0000
1010	0000	0000	0000	0000	0000	0000	0000	0000
1020	0000	0000	0000	0000	0000	0000	0000	0000
1030	0000	0000	0000	0000	0000	0000	0000	0000
1040	0000	0000	0000	0000	0000	0000	0000	0000
1050	0000	0000	0000	0000	0000	0000	0000	0000
1060	0000	0000	0000	0000	0000	0000	0000	0000
1070	0000	0000	0000	0000	0000	0000	0000	0000
1080	0000	0000	0000	0000	0000	0000	0000	0000
1090	0000	0000	0000	0000	0000	0000	0000	0000
10A0	0000	0000	0000	0000	0000	0000	0000	0000
10B0	0000	0000	0000	0000	0000	0000	0000	0000
10C0	0000	0000	0000	0000	0000	0000	0000	0000
10D0	0000	0000	0000	0000	0000	0000	0000	0000
10E0	0000	0000	0000	0000	0000	0000	0000	0000
10F0	0000	0000	0000	0000	0000	0000	0000	0000
1100	0000	0000	0000	0000	0000	0000	0000	0000
1110	0000	0000	0000	0000	0000	0000	0000	0000

After Running code

Address	00	02	04	06	08	0A	0C	0E	ASCII
0FE0	0000	0000	0000	0000	0000	0000	0000	0000
0FF0	0000	0000	0000	0000	0000	0000	0000	0000
1000	0002	0005	0008	000B	000E	0011	0014	0017
1010	001A	001D	0020	0023	0026	0029	002C	0000# .G.)... ..
1020	0000	0000	0000	0000	0000	0000	0000	0000
1030	0000	0000	0000	0000	0000	0000	0000	0000
1040	0000	0000	0000	0000	0000	0000	0000	0000
1050	0000	0000	0000	0000	0000	0000	0000	0000
1060	0000	0000	0000	0000	0000	0000	0000	0000
1070	0000	0000	0000	0000	0000	0000	0000	0000
1080	0000	0000	0000	0000	0000	0000	0000	0000
1090	0000	0000	0000	0000	0000	0000	0000	0000
10A0	0000	0000	0000	0000	0000	0000	0000	0000
10B0	0000	0000	0000	0000	0000	0000	0000	0000
10C0	0000	0000	0000	0000	0000	0000	0000	0000
10D0	0000	0000	0000	0000	0000	0000	0000	0000
10E0	0000	0000	0000	0000	0000	0000	0000	0000
10F0	0000	0000	0000	0000	0000	0000	0000	0000
1100	0000	0000	0000	0000	0000	0000	0000	0000
1110	0000	0000	0000	0000	0000	0000	0000	0000
1120	0000	0000	0000	0000	0000	0000	0000	0000
1130	0000	0000	0000	0000	0000	0000	0000	0000
1140	0000	0000	0000	0000	0000	0000	0000	0000

The series is stored accordingly in Hex

Working Registers

Address /	Name	Hex	Decimal	Binary	Char
0000	WREG0	0x0000	0	00000000 00000000	'..'
0002	WREG1	0x0000	0	00000000 00000000	'..'
0004	WREG2	0x0000	0	00000000 00000000	'..'
0006	WREG3	0x0000	0	00000000 00000000	'..'
0008	WREG4	0x0000	0	00000000 00000000	'..'
000A	WREG5	0x0000	0	00000000 00000000	'..'
000C	WREG6	0x0000	0	00000000 00000000	'..'
000E	WREG7	0x0000	0	00000000 00000000	'..'
0010	WREG8	0x0000	0	00000000 00000000	'..'
0012	WREG9	0x0000	0	00000000 00000000	'..'
0014	WREG10	0x0000	0	00000000 00000000	'..'
0016	WREG11	0x0000	0	00000000 00000000	'..'
0018	WREG12	0x0000	0	00000000 00000000	'..'
001A	WREG13	0x0000	0	00000000 00000000	'..'
001C	WREG14	0x0000	0	00000000 00000000	'..'
001E	WREG15	0x0000	0	00000000 00000000	'..'
0020	SPLIM	0x0000	0	00000000 00000000	'..'
0022	ACCA	0x000000000000	0	00000000 00000000 00000000 00000000 00000000	'.....'
0022	ACCAL	0x0000	0	00000000 00000000	'..'
0024	ACCAH	0x0000	0	00000000 00000000	'..'
0026	ACCAU	0x0000	0	00000000 00000000	'..'
0028	ACCB	0x000000000000	0	00000000 00000000 00000000 00000000 00000000	'.....'
0028	ACCBH	0x0000	0	00000000 00000000	'..'

Before

Address /	Name	Hex	Decimal	Binary	Char
0000	WREG0	0x0010	16	00000000 00010000	'..'
0002	WREG1	0x002F	47	00000000 00101111	'./'
0004	WREG2	0x0000	0	00000000 00000000	'..'
0006	WREG3	0x0000	0	00000000 00000000	'..'
0008	WREG4	0x101E	4126	00010000 00011110	'..'
000A	WREG5	0x0000	0	00000000 00000000	'..'
000C	WREG6	0x0000	0	00000000 00000000	'..'
000E	WREG7	0x0000	0	00000000 00000000	'..'
0010	WREG8	0x0000	0	00000000 00000000	'..'
0012	WREG9	0x0000	0	00000000 00000000	'..'
0014	WREG10	0x0000	0	00000000 00000000	'..'
0016	WREG11	0x0000	0	00000000 00000000	'..'
0018	WREG12	0x0000	0	00000000 00000000	'..'
001A	WREG13	0x0000	0	00000000 00000000	'..'
001C	WREG14	0x0000	0	00000000 00000000	'..'

After

2. Develop a dspic executable program that will sort the given series in ascending/descending order. (The series is:1, 34, 5,21,1, 2, 13, 3,55,89,8)

Code

```

1  .equ __30F6010, 1
2
3  .include "p30f6010.inc"
4  .global __reset
5
6  .text
7  __reset:
8  MOV #1, W0
9  MOV W0, 0x1000
10 MOV #34, W0
11 MOV W0, 0x1002
12 MOV #5, W0
13 MOV W0, 0x1004
14 MOV #21, W0
15 MOV W0, 0x1006
16 MOV #1, W0
17 MOV W0, 0x1008
18 MOV #2, W0,
19 MOV W0, 0x100A
20 MOV #13, W0
21 MOV W0, 0x100C
22 MOV #3, W0
23 MOV W0, 0x100E
24 MOV #55, W0
25 MOV W0, 0x1010
26 MOV #89, W0
27 MOV W0, 0x1012
28 MOV #8, W0
29 MOV W0, 0x1014
30

```

} storing the series
from 0x1000

```

31
32 MOV #0x0000, W0      ; PROGRAM COUNTER FOR INNER LOOP
33 MOV #0x0000, W5      ; PROGRAM COUNTER FOR OUTER LOOP
34
35 LOOP4: DO #9, END4    ; OUTER LOOP FOR BUBBLE SORT
36 MOV #0x1000, W1      ; STARTING ADDRESS TO W1
37 MOV #0x1002, W2      ; STARTING ADDRESS TO W2
38 LOOP1: DO #9, END1    ; INNER LOOP FOR IMMEDIATE SORT
39 MOV [W1], W3          ; TEMP STORAGE OF VALUE 1 FOR CP
40 MOV [W2], W4          ; TEMP STORAGE OF VALUE 2 FOR CP
41 CP.B W3, W4           ; CP SETS CARRY IF W3>W4
42 BRA C, LOOP2          ; BRANCH TO LOOP2 IF CARRY IS SET
43 BRA LOOP3            ; BRANCH TO LOOP3 IS IT ISNT
44
45 LOOP2: MOV W3, [W2]    ; SWAPPING NUMBERS IF W3>W4
46 MOV W4, [W1]          ; SWAPPING NUMBERS IF W3>W4
47 BRA LOOP3            ; BRANCH TO LOOP3 (UNCONDITIONAL)
48
49 LOOP3: INC2 W1, W1     ; INCREMENT ADDRESS 1 FOR NEXT SWEEP
50 INC2 W2, W2           ; INCREMENT ADDRESS 2 FOR NEXT SWEEP
51 END1: INC W0, W0       ; INNER LOOP PC INCREMENT
52 END4: INC W5, W5       ; OUTER LOOP PC INCREMENT
53
54
55

```

} Bubble
sort
code

Address	00	02	04	06	08	0A	0C	0E	ASCII
0FC0	0000	0000	0000	0000	0000	0000	0000	0000
0FD0	0000	0000	0000	0000	0000	0000	0000	0000
0FE0	0000	0000	0000	0000	0000	0000	0000	0000
0FF0	0000	0000	0000	0000	0000	0000	0000	0000
1000	0001	0022	0005	0015	0001	0002	000D	0003	.."
1010	0037	0059	0008	0000	0000	0000	0000	0000	7.Y....
1020	0000	0000	0000	0000	0000	0000	0000	0000
1030	0000	0000	0000	0000	0000	0000	0000	0000
1040	0000	0000	0000	0000	0000	0000	0000	0000
1050	0000	0000	0000	0000	0000	0000	0000	0000
1060	0000	0000	0000	0000	0000	0000	0000	0000
1070	0000	0000	0000	0000	0000	0000	0000	0000
1080	0000	0000	0000	0000	0000	0000	0000	0000

Before

Address	00	02	04	06	08	0A	0C	0E	ASCII
0FC0	0000	0000	0000	0000	0000	0000	0000	0000
0FD0	0000	0000	0000	0000	0000	0000	0000	0000
0FE0	0000	0000	0000	0000	0000	0000	0000	0000
0FF0	0000	0000	0000	0000	0000	0000	0000	0000
1000	0001	0001	0002	0003	0005	0008	000D	0015
1010	0022	0037	0059	0000	0000	0000	0000	0000	".7.Y...
1020	0000	0000	0000	0000	0000	0000	0000	0000
1030	0000	0000	0000	0000	0000	0000	0000	0000
1040	0000	0000	0000	0000	0000	0000	0000	0000
1050	0000	0000	0000	0000	0000	0000	0000	0000
1060	0000	0000	0000	0000	0000	0000	0000	0000
1070	0000	0000	0000	0000	0000	0000	0000	0000
1080	0000	0000	0000	0000	0000	0000	0000	0000
1090	0000	0000	0000	0000	0000	0000	0000	0000

After

Sorted in
Ascending
order

If you want to store in Descending order →

change line 43 to → CP.B W4, W3

3. Develop a dspic executable program that will identify the minimum/maximum values in the given series and stores in memory location. (The series is:1, 34, 5,21,1,2, 13, 3,55,89,8)

We can use problem 2 code here

Code .

```

31
32      MOV #0x0000, W0      ; PROGRAM COUNTER FOR INNER LOOP
33      MOV #0x0000, W5      ; PROGRAM COUNTER FOR OUTER LOOP
34
35      MOV #0x1000, W1      ; STARTING ADDRESS TO W1
36      MOV #0x1002, W2      ; STARTING ADDRESS TO W2
37      LOOP1: DO #9, END1    ; INEER LOOP FOR IMMEDIATE SORT
38          MOV [W1], W3      ; TEMP STORAGE OF VALUE 1 FOR CP
39          MOV [W2], W4      ; TEMP STORAGE OF VALUE 2 FOR CP
40          CP.B W3, W4        ; CP SETS CARRY IF W3>W4
41          BRA C, LOOP2      ; BRANCH TO LOOP2 IF CARRY IS SET
42          BRA LOOP3        ; BRANCH TO LOOP3 IS IT ISNT
43
44          LOOP2: MOV W3, [W2] ; SWAPPING NUMBERS IF W3>W4
45          MOV W4, [W1]      ; SWAPPING NUMBERS IF W3>W4
46          BRA LOOP3        ; BRANCH TO LOOP3 (UNCONDITIONAL)
47
48          LOOP3: INC2 W1, W1 ; INCREMENT ADDRESS 1 FOR NEXT SWEEP
49          INC2 W2, W2      ; INCREMENT ADDRESS 2 FOR NEXT SWEEP
50      END1: INC W0,W0        ; INNER LOOP PC INCREMENT
51
52      ; MAXIMUM VALUE IS STORED IN 0x1014 address (last value of array)
53
54

```

Before

Address	00	02	04	06	08	0A	0C	0E	ASCII
0FC0	0000	0000	0000	0000	0000	0000	0000	0000
0FD0	0000	0000	0000	0000	0000	0000	0000	0000
0FE0	0000	0000	0000	0000	0000	0000	0000	0000
0FF0	0000	0000	0000	0000	0000	0000	0000	0000
1000	0001	0022	0005	0015	0001	0002	000D	0003	..".
1010	0037	0059	0008	0000	0000	0000	0000	0000	7.Y....
1020	0000	0000	0000	0000	0000	0000	0000	0000
1030	0000	0000	0000	0000	0000	0000	0000	0000
1040	0000	0000	0000	0000	0000	0000	0000	0000
1050	0000	0000	0000	0000	0000	0000	0000	0000
1060	0000	0000	0000	0000	0000	0000	0000	0000
1070	0000	0000	0000	0000	0000	0000	0000	0000
1080	0000	0000	0000	0000	0000	0000	0000	0000

After
1 bubble
sort

Address	00	02	04	06	08	0A	0C	0E	ASCII
0FE0	0000	0000	0000	0000	0000	0000	0000	0000
0FF0	0000	0000	0000	0000	0000	0000	0000	0000
1000	0001	0005	0015	0001	0002	000D	0003	0022"
1010	0037	0008	0059	0000	0000	0000	0000	0000	7...Y...
1020	0000	0000	0000	0000	0000	0000	0000	0000
1030	0000	0000	0000	0000	0000	0000	0000	0000
1040	0000	0000	0000	0000	0000	0000	0000	0000
1050	0000	0000	0000	0000	0000	0000	0000	0000
1060	0000	0000	0000	0000	0000	0000	0000	0000

Maximum value stored @

0x1014

4. Develop a dspic executable program that will add two given (3x3) matrices and the result stores in a specified memory location.

Code

```

1  .equ __30F6010, 1
2
3  .include "p30f6010.inc"
4  .global __reset
5
6  .text
7  __reset:
8
9  ; MATRIX A
10 MOV #1, W0
11 MOV W0, 0x1000
12 MOV #2, W0
13 MOV W0, 0x1002
14 MOV #3, W0
15 MOV W0, 0x1004
16 MOV #4, W0
17 MOV W0, 0x1006
18 MOV #5, W0
19 MOV W0, 0x1008
20 MOV #6, W0,
21 MOV W0, 0x100A
22 MOV #7, W0
23 MOV W0, 0x100C
24 MOV #8, W0
25 MOV W0, 0x100E
26 MOV #9, W0
27 MOV W0, 0x1010
28
29 ; MATRIX B
30 MOV #11, W0
31 MOV W0, 0x1020
32 MOV #12, W0
33 MOV W0, 0x1022
34 MOV #13, W0
35 MOV W0, 0x1024
36 MOV #14, W0
37 MOV W0, 0x1026
38 MOV #15, W0
39 MOV W0, 0x1028
40 MOV #16, W0,
41 MOV W0, 0x102A
42 MOV #17, W0
43 MOV W0, 0x102C
44 MOV #18, W0
45 MOV W0, 0x102E
46 MOV #19, W0
47 MOV W0, 0x1030
48
49 MOV #0x0000, W0 ; PROGRAM COUNTER
50 MOV #0x1000, W1 ; MATRIX A START ADDRESS
51 MOV #0x1020, W2 ; MATRIX B START ADDRESS
52 MOV #0x1040, W3 ; MATRIX C START ADDRESS
53
54 LOOP1: DO #8, END1 ; LOOP FOR 9 TIMES (SIZE OF MATRIX)
55 MOV [W1], W4 ; TEMP STORE VALUE IN W4
56 MOV [W2], W5 ; TEMP STORE VALUE IN W5
57 ADD W4, W5, [W3] ; ADD W4, W5 STORE IN [W3]
58 INC2 W1, W1 ; INCREMENT ADDRESS OF W1
59 INC2 W2, W2 ; INCREMENT ADDRESS OF W2
60 INC2 W3, W3 ; INCREMENT ADDRESS OF W3
61 END1: INC W0, W0 ; PROGRAM COUNTER INCREMENT
62

```


Matrix A \rightarrow stored from 0x1000

Matrix B \rightarrow stored from 0x1020

Matrix C = A+B \rightarrow stored from 0x1040

Before

Address	00	02	04	06	08	0A	0C	0E	ASCII
0FC0	0000	0000	0000	0000	0000	0000	0000	0000
0FD0	0000	0000	0000	0000	0000	0000	0000	0000
0FE0	0000	0000	0000	0000	0000	0000	0000	0000
0FF0	0000	0000	0000	0000	0000	0000	0000	0000
1000	0001	0002	0003	0004	0005	0006	0007	0008
1010	0009	0000	0000	0000	0000	0000	0000	0000
1020	000B	000C	000D	000E	000F	0010	0011	0012
1030	0013	0000	0000	0000	0000	0000	0000	0000
1040	0000	0000	0000	0000	0000	0000	0000	0000
1050	0000	0000	0000	0000	0000	0000	0000	0000
1060	0000	0000	0000	0000	0000	0000	0000	0000
1070	0000	0000	0000	0000	0000	0000	0000	0000
1080	0000	0000	0000	0000	0000	0000	0000	0000
1090	0000	0000	0000	0000	0000	0000	0000	0000
10A0	0000	0000	0000	0000	0000	0000	0000	0000

Matrix A

Matrix B

After

Address	00	02	04	06	08	0A	0C	0E	ASCII
0FC0	0000	0000	0000	0000	0000	0000	0000	0000
0FD0	0000	0000	0000	0000	0000	0000	0000	0000
0FE0	0000	0000	0000	0000	0000	0000	0000	0000
0FF0	0000	0000	0000	0000	0000	0000	0000	0000
1000	0001	0002	0003	0004	0005	0006	0007	0008
1010	0009	0000	0000	0000	0000	0000	0000	0000
1020	000B	000C	000D	000E	000F	0010	0011	0012
1030	0013	0000	0000	0000	0000	0000	0000	0000
1040	000C	000E	0010	0012	0014	0016	0018	001A
1050	001C	0000	0000	0000	0000	0000	0000	0000
1060	0000	0000	0000	0000	0000	0000	0000	0000
1070	0000	0000	0000	0000	0000	0000	0000	0000
1080	0000	0000	0000	0000	0000	0000	0000	0000
1090	0000	0000	0000	0000	0000	0000	0000	0000

Matrix C

5. Develop a dsPIC executable program (i) that will generate a FIBONACCI series, (ii) average of the above series and stores in the memory.

code

```

1  .equ __30F6010, 1
2
3  .include "p30f6010.inc"
4  .global __reset
5
6  .text
7  __reset:
8  ; KEPT W0, W1 RESERVED BECAUSE DIVISION IS NEEDED
9  MOV #0x0000, W3      ; STARTING VALUE 0
10 MOV #0x0001, W4      ; STARTING VALUE 1
11 MOV #0x1004, W2      ; MEMORY ADDRESS
12
13 MOV W3, 0x1000        ; STORING 1ST VALUE
14 MOV W4, 0x1002        ; STORING 2ND VALUE
15
16
17 LOOP1: DO #12, END1    ; FIRST 15 FIBONACCI NUMBERS
18 ADD W3, W4, W5        ; W3 = W1+W2
19 MOV W5, [W2]          ; W1=0, W2=1, W3=1 AND SO ON
20 INC2 W2, W2           ; INCREMENT ADDRESS
21 MOV W4, W3            ; INCREMENT ADDRESS
22 END1: MOV W5, W4      ; INCREMENT PROGRAM COUNTER
23 ; used till W5
24
25 ; FOR AVERAGE CALCULATION
26 MOV #0x1000, W6      ; IMMEDIATE SUM
27 MOV #0x0000, W7      ; MIDDLE SUM
28 MOV #0x0000, W8      ; FINAL SUM
29 LOOP2: DO #14, END2   ; LOOP 15 TIMES
30 ADD W7, [W6], W8      ; W8 = W7+[W6]
31 MOV W8, W7            ; UPDATE VALUE
32 END2: INC2 W6, W6     ; INCREMENT
33 ; used till W8
34
35 MOV #15, W9           ; DENOMINATOR
36 REPEAT #17            ; REQUIRED INSTRUCTION
37 DIV.U W8, W9          ; DIVISON
38

```

0000	0000	0001	0001	0002	0003	0005	0008	000D
1000	0015	0022	0037	0059	0090	00E9	0179	0000	..".7.Y.y...
1020	0000	0000	0000	0000	0000	0000	0000	0000
1030	0000	0000	0000	0000	0000	0000	0000	0000

← fibonacci series from 0x1000 in Hex

Address	Symbol	Hex	Decimal	Binary	Char
0000	WREG0	0x0041	65	00000000 01000001	'A'
0002	WREG1	0x000B	11	00000000 00001011	'.'
0004	WREG2	0x101E	4126	00010000 00011110	'.'
0006	WREG3	0x00E9	233	00000000 11101001	'é'
0008	WREG4	0x0179	377	00000001 01111001	'y'
000A	WREG5	0x0179	377	00000001 01111001	'y'
000C	WREG6	0x101E	4126	00010000 00011110	'.'
000E	WREG7	0x03DA	986	00000011 11011010	'Ú'
0010	WREG8	0x03DA	986	00000011 11011010	'Ú'
0012	WREG9	0x000F	15	00000000 00001111	'.'
0014	WREG10	0x0000	0	00000000 00000000	'.'
0016	WREG11	0x0000	0	00000000 00000000	'.'
0018	WREG12	0x0000	0	00000000 00000000	'.'
001A	WREG13	0x0000	0	00000000 00000000	'.'

num = 65
den = 11
= 65 · 75 (dec)

Sum of 1st 15 Fibonacci = 986 ⇒ Average = $\frac{986}{15}$
= 65.73

6. Develop a dspic executable program to generate 100 kHz/50 kHz PWM signal using "I/O pins".

Code

```

1 // FOSC
2 #pragma config FPR = XTL           // Primary Oscillator Mode (XTL)
3 #pragma config FOS = FRC           // Oscillator Source (Internal Fast RC)
4 #pragma config FCKSMEN = CSW_FSCM_OFF // Clock Switching and Monitor (Sw Disabled, Mon Disabled)
5
6 // FWDT
7 #pragma config FWPSB = WDTPSB_16   // WDT Prescaler B (1:16)
8 #pragma config FWPSA = WDTPSA_512   // WDT Prescaler A (1:512)
9 #pragma config WDT = WDT_OFF        // Watchdog Timer (Disabled)
10
11 // FBORPOR
12 #pragma config FFWRT = FWRT_64     // POR Timer Value (64ms)
13 #pragma config BODENV = BORV20     // Brown Out Voltage (Reserved)
14 #pragma config BOREN = PBOR_ON     // FBOR Enable (Enabled)
15 #pragma config LPOL = PWMxL_ACT_HIGH // Low-side PWM Output Polarity (Active High)
16 #pragma config HPOL = PWMxH_ACT_HIGH // High-side PWM Output Polarity (Active High)
17 #pragma config FWPMPIN = RST_IOPIN  // PWM Output Pin Reset (Control with PORT/TRIS regs)
18 #pragma config MCLR = MCLR_DIS     // Master Clear Enable (Disabled)
19
20 // FGS
21 #pragma config GWRP = GWRP_OFF     // General Code Segment Write Protect (Disabled)
22 #pragma config GCP = CODE_PROT_OFF // General Segment Code Protection (Disabled)
23
24 // FICD
25 #pragma config ICS = ICS_PGD      // Comm Channel Select (Use PGC/EMUC and PGD/EMUD)
26

```

Configuration Bits

```

27 // #pragma config statements should precede project file includes.
28 // Use project enums instead of #define for ON and OFF.
29
30 #include <xc.h>
31 #include <libpic30.h>
32
33 int main()
34 {
35     // Configure all four port D pins (RD0, RD1, RD2, RD3)
36     // as digital outputs
37     TRISD = 0b111111111110000;
38
39     // Set OC channel 1 pulse start and stop times
40     OC1R = 0;
41     OC1RS = 25;
42
43     // Set OC channel 2 pulse start and stop times
44     OC2R = 10;
45     OC2RS = 35;
46
47     // Set output compare mode for continuous pulses
48     OC1CONbits.OCM = 0b101;
49     OC2CONbits.OCM = 0b101;
50
51     // Configure timer 2 (default timer for output compare)
52     PR2 = 50; // 0.1ms period
53     T2CONbits.TON = 1; // Enable timer 2
54
55     while(1)
56     {
57         // endless loop
58     }
59
60     return 0;
61 }
62

```


] Ch 1 Duty

] Ch 2 (not used here)

] 50kHz Freq

Output

← 5



@ PIN RD0 (I/O Pin)

7. Develop a dspic executable program to generate 100 kHz/50 kHz PWM using PWM-channels of the processor.

Code


```

1  .equ __30F6010, 1
2
3      .include "p30f6010.inc"
4      .global __reset
5
6      ;.....
7      ;Configuration bits:
8      ;.....
9
10     config __FWDI, WDT_OFF           ;Turn off Watchdog Timer
11
12     config __FBORPOR, RST_IOPIN
13
14     .text
15     __reset:
16
17
18     mov #0x0400, w0                 ; PWM module is disabled, continue operation in
19     mov w0, PTCON                   ; Idle mode, special event interrupt disabled,
20                                     ; immediate period updates enabled, no external
21                                     ; synchronization
22
23     ; Set the PWM Period
24     mov #0x094D, w0                 ; Select period to be approximately 2.5?s
25     mov w0, PTPER                   ; PLL Frequency is ~480MHz. This equates to a
26                                     ; clocke period of 2.lns. The PWM period and
27                                     ; duty cycle registers are triggered on both +ve
28                                     ; and -ve edges of the PLL clock. Therefore,
29                                     ; one count of the PTPER and PDCx registers
30                                     ; equals 1.05ns.
31                                     ; So, to achieve a PWM period of 2.5?s, we
32                                     ; choose PTPER = 0x094D
33
34     ; Select individual Duty Cycle Control
35     mov #0x0001, w0                 ; Fault interrupt disabled, Current Limit
36     mov w0, PWMCON1                 ; interrupt disabled, trigger interrupt,
37                                     ; disabled, Primary time base provides timing,
38                                     ; DCL provides duty cycle information, positive
39                                     ; dead time applied, no external PWM reset,
40                                     ; Enable immediate duty cycle updates
41
42     ; Duty Cycle Setting
43     mov #0x094D, w0                 ; To achieve a duty cycle of 50%, we choose
44     mov w0, PDC1                    ; the PDC1 value = 0.5*(PWM Period)
45                                     ; The ON time for the PWM = 1.25?s
46                                     ; The Duty Cycle Register will provide
47                                     ; positive duty cycle to the PWMxH outputs
48                                     ; when output polarities are active high
49                                     ; (see IOCON1 register)
50
51     bset PTCON, #15                 ; turn ON PWM module
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99

```

Waveform

↖ 100kHz @ PWM1L



8. Develop a dspic executable program to generate 100 kHz PWM on the two PWM-channels of the processor with phase difference of $(T_s/2)$, where f_s : 100 kHz).

code


```

1  .equ __30F6010, 1
2
3      .include "p30f6010.inc"
4      .global __reset
5
6  ;.....
7  ;Configuration bits:
8  ;.....
9
10     config __FWDI, WDT_OFF          ;Turn off Watchdog Timer
11     .text
12     __reset:
13
14
15     mov #0x0400, w0                ; PWM module is disabled, continue operation in
16     mov w0, PTCON                  ; Idle mode, special event interrupt disabled,
17                                     ; immediate period updates enabled, no external
18                                     ; synchronization
19
20     ; Set the PWM Period
21     mov #0x094D, w0                ; Select period to be approximately 2.5?s
22     mov w0, PTPER                  ; PLL Frequency is ~480MHz. This equates to a
23                                     ; clocke period of 2.1ns. The PWM period and
24                                     ; duty cycle registers are triggered on both +ve
25                                     ; and -ve edges of the PLL clock. Therefore,
26                                     ; one count of the PTPER and PDCx registers
27                                     ; equals 1.05ns.
28                                     ; So, to achieve a PWM period of 2.5?s, we
29                                     ; choose PTPER = 0x094D
30
31     ; Select individual Duty Cycle Control
32     mov #0xFFFF, w0                ; Fault interrupt disabled, Current Limit
33     mov w0, PWMCON1                ; interrupt disabled, trigger interrupt,
34                                     ; disabled, Primary time base provides timing,
35                                     ; DCl provides duty cycle information, positive
36                                     ; dead time applied, no external PWM reset,
37                                     ; Enable immediate duty cycle updates
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99

```

waveform

2 PWM @ PWM1L & 2L



9. Develop a dspic executable program to generate two PWM signals on the "I/O pins" with finite time delay between them.

Code

```

1 // FOSC
2 #pragma config FPR = XTL           // Primary Oscillator Mode (XTL)
3 #pragma config FOS = FRC           // Oscillator Source (Internal Fast RC)
4 #pragma config FCKSMEN = CSW_FSCM_OFF // Clock Switching and Monitor (Sw Disabled, Mon Disabled)
5
6 // FWDT
7 #pragma config FWPSB = WDTPSB_16   // WDT Prescaler B (1:16)
8 #pragma config FWPSA = WDTPSA_512   // WDT Prescaler A (1:512)
9 #pragma config WDT = WDT_OFF        // Watchdog Timer (Disabled)
10
11 // FBORPOR
12 #pragma config FFWRT = FWRT_64      // POR Timer Value (64ms)
13 #pragma config BODENV = BORV20      // Brown Out Voltage (Reserved)
14 #pragma config BOREN = FBOR_ON      // FBOR Enable (Enabled)
15 #pragma config LPOL = PWMxL_ACT_HIGH // Low-side PWM Output Polarity (Active High)
16 #pragma config HPOL = PWMxH_ACT_HIGH // High-side PWM Output Polarity (Active High)
17 #pragma config PWMpin = RST_IOPIN    // PWM Output Pin Reset (Control with PORT/TRIS regs)
18 #pragma config MCLR = MCLR_DIS      // Master Clear Enable (Disabled)
19
20 // FGS
21 #pragma config GWRP = GWRP_OFF      // General Code Segment Write Protect (Disabled)
22 #pragma config GCP = CODE_PROT_OFF  // General Segment Code Protection (Disabled)
23
24 // FICD
25 #pragma config ICS = ICS_FGD        // Comm Channel Select (Use FGC/EMUC and PGD/EMUD)
26

```


```

27 // #pragma config statements should precede project file includes.
28 // Use project enums instead of #define for ON and OFF.
29
30 #include <xc.h>
31 #include <libpic30.h>
32
33 int main()
34 {
35     // Configure all four port D pins (RD0, RD1, RD2, RD3)
36     // as digital outputs
37     TRISD = 0b1111111111110000;
38
39     // Set OC channel 1 pulse start and stop times
40     OC1R = 0;
41     OC1RS = 5;
42
43     // Set OC channel 2 pulse start and stop times
44     OC2R = 2;
45     OC2RS = 7;
46
47     // Set output compare mode for continuous pulses
48     OC1CONbits.OCM = 0b101;
49     OC2CONbits.OCM = 0b101;
50
51     // Configure timer 2 (default timer for output compare)
52     PR2 = 10; // 20us period
53     T2CONbits.TON = 1; // Enable timer 2
54
55     while(1)
56     {
57         // endless loop
58     }
59
60     return 0;
61 }
62

```

Waveform

← $T_s/2$ phase shift @ RD0 RD1



10. Develop a dspic executable program to sense the external voltage signal using on-chip ADC and stores in the memory.

Code

```

1 // FOSC
2 #pragma config FPR = XTL           // Primary Oscillator Mode (XTL)
3 #pragma config FOS = FRC           // Oscillator Source (Internal Fast RC)
4 #pragma config FCKSMEN = CSW_FSCM_OFF // Clock Switching and Monitor (Sw Disabled, Mon Disabled)
5
6 // WDT
7 #pragma config FWPSB = WDTPSB_16   // WDT Prescaler B (1:16)
8 #pragma config FWPSA = WDTPSA_512  // WDT Prescaler A (1:512)
9 #pragma config WDT = WDT_OFF        // Watchdog Timer (Disabled)
10
11 // FBORPOR
12 #pragma config FFWRT = FWRT_64     // POR Timer Value (64ms)
13 #pragma config BODENV = BODV20     // Brown Out Voltage (Reserved)
14 #pragma config BOREN = FBOR_ON     // FBOR Enable (Enabled)
15 #pragma config LPOL = PWMxL_ACT_HIGH // Low-side PWM Output Polarity (Active High)
16 #pragma config HPOL = PWMxH_ACT_HIGH // High-side PWM Output Polarity (Active High)
17 #pragma config PWMFIN = RST_IOPIN   // PWM Output Pin Reset (Control with PORT/TRIS regs)
18 #pragma config MCLR = MCLR_DIS     // Master Clear Enable (Disabled)
19
20 // FGS
21 #pragma config GWRP = GWRP_OFF     // General Code Segment Write Protect (Disabled)
22 #pragma config GCP = CODE_PROT_OFF // General Segment Code Protection (Disabled)
23
24 // FICD
25 #pragma config ICS = ICS_PGD       // Comm Channel Select (Use FGC/EMDC and PGD/EMUD)

```

```

30 #include <xc.h>
31 #include <libpic30.h>
32
33 unsigned int read_analog_channel(int n);
34
35 int main()
36 {
37     // Declare a variable for the step time
38     // so that it can be changed easily
39     int v;
40     long step_time = 300000L;
41
42     // Make RD0-3 digital outputs
43     TRISD = 0b0000;
44
45     // Configure analog inputs
46     TRISB = 0x01FF; // Port B all inputs
47     ADPCFG = 0xFF00; // Lowest 8 PORTB pins are analog inputs
48     ADCON1 = 0; // Manually clear SAMP to end sampling, start conversion
49     ADCON2 = 0; // Voltage reference from AVDD and AVSS
50     ADCON3 = 0x0005; // Manual Sample, ADCS=5 -> Tad = 3 * Tcy = 0.1us
51     ADCON1bits.ADCON = 1; // Turn ADC ON
52
53     // Cycle through the four windings to make
54     // the stepper turn forwards
55     while(1)
56     {
57         // Read the analog channel. The result is an
58         // integer between 0 and 1023 inclusive.
59         v = read_analog_channel(0);
60
61         // Now, update step time.
62         // Because the value get too big for 16-bit ints,
63         // the constant values are explicitly marked as
64         // long values so that the calculation is carried
65         // out using 32-bit ints.
66         step_time = 150000L + 200L * v;
67
68         // Cycle through the four stepper windings
69         LATD = 0b1000; __delay32(step_time);
70         LATD = 0b0100; __delay32(step_time);
71         LATD = 0b0010; __delay32(step_time);
72         LATD = 0b0001; __delay32(step_time);
73     }
74
75     return 0;
76 }

```

Reads input @
Port B

```

60
61 // Now, update step time.
62 // Because the value get too big for 16-bit ints,
63 // the constant values are explicitly marked as
64 // long values so that the calculation is carried
65 // out using 32-bit ints.
66 step_time = 150000L + 200L * v;
67
68 // Cycle through the four stepper windings
69 LATD = 0b1000; __delay32(step_time);
70 LATD = 0b0100; __delay32(step_time);
71 LATD = 0b0010; __delay32(step_time);
72 LATD = 0b0001; __delay32(step_time);
73
74
75 return 0;
76 }
77
78 // This function reads a single sample from the specified
79 // analog input. It should take less than 2.5us if the chip
80 // is running at about 30 MIPS.
81 unsigned int read_analog_channel(int channel)
82 {
83     ADCNS = channel; // Select the requested channel
84     ADCON1bits.SAMP = 1; // start sampling
85     __delay32(30); // 1us delay @ 30 MIPS
86     ADCON1bits.SAMP = 0; // start Converting
87     while (!ADCON1bits.DONE); // Should take 12 * Tad = 1.2us
88     return ADCBUF0;
89 }

```

ADC Read