

DSP LAB FINAL EXAM

04 December 2021

11:58

Q1. Write a dsPIC executable program to generate 100 kHz PWM on channel one and two (using PWM-channels of the processor) with different duty ratios. The duty ratio count (minimum count in channel-1 while maximum count in channel-2) needs to be load from the given series (Assume the series as: 200, 079, 450, 721, 231, 367, 108, 917, 289, 333).

step 1 → Sort the Series

```
15 .equ _30F6010, 1
16
17 .include "p30f6010.inc"
18 .global _reset
19
20 ;Configuration bits:
21 ;.....
22
23
24 config __FWDIT, WDT_OFF ;Turn off Watchdog Timer
25 .text
26 _reset:
27 ; series: 200, 079, 450, 721, 231, 367, 108, 917, 289, 333
28
29 ; this series is stored from 0x1000 to 0x1012
30
31 MOV #200, W0
32 MOV W0, 0x1000
33 MOV #79, W0
34 MOV W0, 0x1002
35 MOV #450, W0
36 MOV W0, 0x1004
37 MOV #721, W0
38 MOV W0, 0x1006
39 MOV #231, W0
40 MOV W0, 0x1008
41 MOV #367, W0
42 MOV W0, 0x100A
43 MOV #108, W0
44 MOV W0, 0x100C
45 MOV #917, W0
46 MOV W0, 0x100E
47 MOV #289, W0
48 MOV W0, 0x1010
49 MOV #333, W0
50 MOV W0, 0x1012
```


```
51
52 ; bubble sort starts
53
54 MOV #0x0000, W0 ; PROGRAM COUNTER FOR INNER LOOP
55 MOV #0x0000, W5 ; PROGRAM COUNTER FOR OUTER LOOP
56
57 LOOP4: DO #8, END4 ; OUTER LOOP FOR BUBBLE SORT
58 MOV #0x1000, W1 ; STARTING ADDRESS TO W1
59 MOV #0x1002, W2 ; STARTING ADDRESS TO W2
60 LOOP1: DO #8, END1 ; INNER LOOP FOR IMMEDIATE SORT
61 MOV [W1], W3 ; TEMP STORAGE OF VALUE 1 FOR CP
62 MOV [W2], W4 ; TEMP STORAGE OF VALUE 2 FOR CP
63 CP W3, W4 ; CP SETS CARRY IF W3>W4
64 BRA C, LOOP2 ; BRANCH TO LOOP2 IF CARRY IS SET
65 BRA LOOP3 ; BRANCH TO LOOP3 IS IT ISNT
66
67 LOOP2: MOV W3, [W2] ; SWAPPING NUMBERS IF W3>W4
68 MOV W4, [W1] ; SWAPPING NUMBERS IF W3>W4
69 BRA LOOP3 ; BRANCH TO LOOP3 (UNCONDITIONAL)
70
71 LOOP3: INC2 W1, W1 ; INCREMENT ADDRESS 1 FOR NEXT SWEEP
72 INC2 W2, W2 ; INCREMENT ADDRESS 2 FOR NEXT SWEEP
73 END1: INC W0, W0 ; INNER LOOP PC INCREMENT
74 END4: INC W5, W5 ; OUTER LOOP PC INCREMENT
75
76 ; end of sorting
77 ; now the minimum value is stored in 0x1000 where the
78 ; maximum value is stored in 0x1012
79
80 ; PWM1 needs minimum value (i.e. 0x1000)
81 ; PWM2 needs maximum value (i.e. 0x1012)
82
83 ; PWM Code starts from here
84
```

```

83      ; PWM CODE STARTS FROM HERE
84
85      mov #0x0400, w0      ; PWM module is disabled, continue operation in
86      mov w0, PTCON        ; Idle mode, special event interrupt disabled,
87                          ; immediate period updates enabled, no external
88                          ; synchronization
89
90      ; Set the PWM Period
91      mov #0x094D, w0      ; Select period to be approximately 2.5?s
92                          ; PLL Frequency is ~480MHz. This equates to a
93                          ; clocke period of 2.1ns. The PWM period and
94                          ; duty cycle registers are triggered on both +ve
95                          ; and -ve edges of the PLL clock. Therefore,
96                          ; one count of the PTPER and PDCx registers
97                          ; equals 1.05ns.
98                          ; So, to achieve a PWM period of 2.5?s, we
99                          ; choose PTPER = 0x094D
100
101      ; Select individual Duty Cycle Control
102
103      mov #0xFFFF, w0      ; Fault interrupt disabled, Current Limit
104      mov w0, PWMCON1       ; interrupt disabled, trigger interrupt,
105                          ; disabled, Primary time base provides timing,
106                          ; DC1 provides duty cycle information, positive
107                          ; dead time applied, no external PWM reset,
108                          ; Enable immediate duty cycle updates
109
110      ; Duty Cycle Setting
111
112      ; PWM1 needs minimum value (i.e. 0x1000)
113      MOV #0x1000, w0      ; MINIMUM VALUE ADDRESS
114      MOV [w0], w1
115
116
117
118
119
120
121
122
123
124      ; PWM2 needs maximum value (i.e. 0x1012)
125      MOV #0x1012, w0      ; MAXIMUM VALUE ADDRESS
126      MOV [w0], w2
127
128      ; To achieve a duty cycle of 50%, we choose
129      ; the PDC1 value = 0.5*(PWM Period)
130      ; The ON time for the PWM = 1.25?s
131      ; The Duty Cycle Register will provide
132      ; positive duty cycle to the PWMxH outputs
133      ; when output polarities are active high
134      ; (see IOCON1 register)
135
136      bset PTCON, #15      ; turn ON PWM module

```

Sorting & PWM outputs are in next page



Min

0FFE	0x0000	0	00000000	00000000	'..'
1000	0x004F	79	00000000	01001111	'.'O'
1002	0x006C	108	00000000	01101100	'.'1'
1004	0x00C8	200	00000000	11001000	'.'E'
1006	0x00E7	231	00000000	11100111	'.'ç'
1008	0x0121	289	00000001	00100001	'.'!'
100A	0x014D	333	00000001	01001101	'.'M'
100C	0x016F	367	00000001	01101111	'.'o'
100E	0x01C2	450	00000001	11000010	'.'Ä'
1010	0x02D1	721	00000010	11010001	'.'Ñ'
1012	0x0395	917	00000011	10010101	'.'□'
1014	0x0000	0	00000000	00000000	'..'
1016	0x0000	0	00000000	00000000	'..'
1018	0x0000	0	00000000	00000000	'..'
101A	0x0000	0	00000000	00000000	'..'

Max value