

# آزمایشگاه معماری کامپیوتر آزمایش دوم

دكتر محبتي


عرشیا آرین نژاد، حوریه سبزواری، الناز رضایی

فروردین ۱۴۰۱



## D Flip Flop:

## طراحی شماتیک طرح به صورت فیزیکی:




### پیادهسازی مدارها با استفاده از زبانهای توصیف:

```
32 entity Flip_Flop is
        Port ( d : in STD_LOGIC;
33
               reset : in STD_LOGIC;
34
               clk : in STD_LOGIC;
35
36
               q : out STD LOGIC);
37
    end Flip_Flop;
38
39
    architecture Behavioral of Flip_Flop is
40
41
       q<='0' when reset ='1' else
42
       d when clk'event and clk = '1';
43
44
45 end Behavioral;
```

#### Testbench:


```
35 ENTITY Simulate IS
36 END Simulate;
37
38 ARCHITECTURE behavior OF Simulate IS
39
40
        -- Component Declaration for the Unit Under Test (UUT)
41
        COMPONENT Flip_Flop
42
43
        PORT (
             d : IN std_logic;
reset : IN std_logic;
44
45
             clk : IN std_logic;
46
47
             q : OUT std logic
48
            );
49
        END COMPONENT;
50
51
52
       --Inputs
       signal d : std_logic := '0';
53
       signal reset : std_logic := '0';
54
       signal clk : std logic := '0';
55
56
57
       --Outputs
       signal q : std_logic;
58
59
       -- Clock period definitions
60
61
       constant clk period : time := 10 ns;
62
63
    BEGIN
64
65
        -- Instantiate the Unit Under Test (UUT)
       uut: Flip_Flop PORT MAP (
66
              d => d,
67
68
              reset => reset,
              clk => clk,
69
70
              q => q
            );
71
```


```
72
73
74
75
76
77
78
79
          -- Clock process definitions
          clk_process :process
         begin
clk <= '0';
             wait for clk_period/2;
clk <= 'l';</pre>
             wait for clk_period/2;
80
          end process;
 82
          -- Stimulus process
 83
 84
85
          stim_proc: process
         begin
-- hold reset state for 100 ns.
 86
             wait for 100 ns;
d <= '1', 'X' after 22 ns, '1' after 24 ns, 'U' after 35 ns , '1' after 40 ns;
reset <= '1' after 50 ns , '0' after 60 ns;
 87
 88
 89
 90
             wait for clk_period*10;
 91
             -- insert stimulus here
 92
 93
 94
95
             wait;
          end process;
96
97 END;
98
```



## JK Flip Flop:

## طراحی شماتیک طرح به صورت فیزیکی:





#### پیادهسازی مدارها با استفاده از زبانهای توصیف:

```
32
    entity JK FF is
        port( J,K: in std logic;
33
34
             Reset: in std_logic;
             clk: in std logic;
35
             Output: out std logic);
36
37
    end JK FF;
38
    architecture Behavioral of JK FF is
39
40
      signal X: std logic;
41 begin
   process (clk)
43
      begin
44
          if rising edge(clk) then
45
             if Reset='1' then
                X <= '0';
46
             else
47
                if (J='0' and K='0') then
48
                   X \le X
49
                elsif (J='0' and K='1') then
50
                   X <= '0';
51
                elsif (J='1' and K='0') then
52
                   X <= '1';
53
                elsif (J='1' and K='1') then
54
                   X \le not(X);
55
                end if;
56
57
             end if;
58
          end if;
59
       end process;
       Output <= X;
60
61
62 end Behavioral;
```

#### Testbench:


```
35 ENTITY Simulate IS
36 END Simulate;
37
38 ARCHITECTURE behavior OF Simulate IS
39
40
         -- Component Declaration for the Unit Under Test (UUT)
41
        COMPONENT JK_FF
42
43
        PORT (
             J : IN std_logic;
K : IN std_logic;
44
45
             Reset : IN std logic;
46
47
             clk : IN std logic;
             Output : OUT std_logic
48
49
        END COMPONENT:
50
51
52
        --Inputs
53
       signal J : std_logic := '0';
54
55
        signal K : std logic := '0';
        signal Reset : std_logic := '0';
56
       signal clk : std_logic := '0';
57
58
       --Outputs
59
60
       signal Output : std logic;
61
62
        -- clk period definitions
       constant clk_period : time := 10 ns;
63
64
65 BEGIN
66
        -- Instantiate the Unit Under Test (UUT)
67
       uut: JK_FF PORT MAP (
68
69
               \bar{J} => J,
              K => K,
70
71
               Reset => Reset,
              clk => clk,
72
73
              Output => Output
            );
74
```


```
75
        -- clk process definitions
 76
        clk_process :process
 77
 78
        begin
           clk <= '0';
 79
           wait for clk_period/2;
 80
          clk <= '1';
 81
          wait for clk_period/2;
 82
 83
       end process;
 84
 85
 86
        -- Stimulus process
 87
        stim_proc: process
 88
        begin
           -- hold reset state for 100 ns.
 89
 90
           J <= '0';
           k <= '0';
 91
           wait for 100 ns;
 92
 93
           J <= '1';
           k <= '0';
 94
           wait for 100 ns;
 95
           J <= '0';
 96
           k <= '1';
 97
 98
           wait for 100 ns;
           J <= '1';
99
           k <= '1';
100
101
           wait for 100 ns;
           wait for clk_period*10;
102
103
           -- insert stimulus here
104
105
106
          wait;
107
       end process;
108
109 END;
```

Name		Value	 999,994 ps	999,995 ps	999,996 ps	999,997 ps
<b>&gt;</b>	j v	1				
<u>(G</u>	reset	0				
<ul><li>(3)</li><li>(4)</li><li>(5)</li><li>(6)</li><li>(7)</li><li>(7)</li><li>(8)</li><li>(9)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)</li><li>(10)&lt;</li></ul>	clk output	0				
± 16 → 16	,	10000 ps			10000 p	5
†						

## T Flip Flop:

# طراحی شماتیک طرح به صورت فیزیکی:





#### پیادهسازی مدارها با استفاده از زبانهای توصیف:

```
entity T_FF is
32
        port( T: in std logic;
33
              clk: in std logic;
34
              Q: out std logic);
35
   end T FF;
36
37
   architecture Behavioral of T FF is
38
       signal tmp: std logic := '0';
39
40
   begin
      process (clk)
41
       begin
42
          if clk'event and clk='l' then
43
44
             if T='0' then
45
                tmp <= tmp;
46
             elsif T='l' then
47
                tmp <= not (tmp);
48
49
             end if;
          end if;
50
51
      end process;
   Q <= tmp;
52
53
54 end Behavioral;
```

#### Testbench:

```
35 ENTITY Simulate IS
36 END Simulate;
37
38
    ARCHITECTURE behavior OF Simulate IS
39
        -- Component Declaration for the Unit Under Test (UUT)
40
41
        COMPONENT T_FF
42
43
        PORT (
44
             T : IN std_logic;
            clk : IN std_logic;
45
            Q : OUT std_logic
46
47
        END COMPONENT;
48
49
50
       --Inputs
51
       signal T : std_logic := '0';
52
       signal clk : std logic := '0';
53
54
       --Outputs
55
       signal Q : std_logic;
56
57
       -- Clock period definitions
58
       constant clk_period : time := 10 ns;
59
60
61 BEGIN
62
63
       -- Instantiate the Unit Under Test (UUT)
      uut: T_FF PORT MAP (
64
             T => T,
65
            clk => clk,
66
67
             Q => Q
68
           );
```

```
69
70
        -- Clock process definitions
        clk process :process
71
72
        begin
           clk <= '0';
73
           wait for clk_period/2;
74
          clk <= '1';
75
           wait for clk_period/2;
76
        end process;
77
78
79
        -- Stimulus process
80
        stim_proc: process
81
        begin
82
83
           -- hold reset state for 100 ns.
84
           T <='0';
85
           wait for 100 ns;
           T <='1';
86
87
           wait for 100 ns;
           T <='0';
88
           wait for 100 ns;
89
           T <='1';
90
           wait for 100 ns;
91
92
          wait for clk period*10;
93
94
95
           -- insert stimulus here
96
97
          wait;
98
       end process;
99
100 END;
101
```

