

آزمایشگاه معماری کامپیوتر آزمایش دوم

دكتر محبتي

عرشیا آرین نژاد، الناز رضایی، حوریه سبزواری

اسفند ۱۴۰۰




در آزمایش دوم ابتدا گیت MUXTTO۱ را پیاده سازی کردیم. سپس با استفاده از آن گیت MUX۴TO۱ را ساختیم که کد آن به شکل زیر می باشد.


```
32 entity MUX GATE is
       Port ( am : in STD_LOGIC;
33
34
                bm : in STD LOGIC;
35
                cm : in STD LOGIC;
36
                 dm : in STD LOGIC;
                em : in STD_LOGIC;
37
                 fm : in STD LOGIC;
38
                Sm : out STD_LOGIC);
39
40 end MUX GATE;
41
42 architecture Behavioral of MUX_GATE is
43
44 Component And Gate is
         Port ( a : in STD_LOGIC;
45
                b : in STD LOGIC;
46
                c : in STD_LOGIC;
d : out STD_LOGIC);
47
48
49 End Component And_Gate;
50
51 Component Or_Gate is
       Port ( a : in STD_LOGIC;
52
                b : in STD_LOGIC;
53
                c : in STD LOGIC;
54
55
                d : in STD LOGIC;
                f : out STD LOGIC);
56
57 End Component Or Gate;
58
59 Component Not_Gate is
      Port ( a : in STD_LOGIC;
60
                b : out STD_LOGIC);
61
62 End Component Not_Gate;
63 Signal X, Y, Z1, Z2, Z3, Z4 : STD_LOGIC;
64 begin
64 begin
66 Not_Gatel : Not_Gate port map(a => em, b => X);
67 Not Gate2 : Not Gate port map(a => fm, b => Y);
68 And Gatel : And Gate port map(a => am, b => X, c => Y, d => Z1);
   And_Gate2 : And_Gate port map(a => bm, b => em, c => Y, d => Z2);
70 And Gate3 : And Gate port map(a => cm, b => X, c => fm, d => Z3);
   And_Gate4 : And_Gate port map(a => dm, b => em, c => fm, d => 24);
72 Or_Gatel : Or_Gate port map (a => Z1, b => Z2, c => Z3, d => Z4, f=> Sm);
73
74
   end Behavioral:
```


نمای داخلی گیت MUX۴TO۱ :














در این قسمت DECODER ۲TO۴ پیاده سازی شده است که کدهای آن به شرح زیر می باشد.

```
19 -----
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22
23 -- Uncomment the following library declaration if using
24 -- arithmetic functions with Signed or Unsigned values
25 -- use IEEE.NUMERIC STD.ALL;
26
27
   -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29 -- library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity decoder_2_4 is
33
       Port ( a : in STD LOGIC VECTOR(1 downto 0);
              b : out STD_LOGIC_VECTOR(3 downto 0));
34
35 end decoder 2 4;
36
37 architecture Behavioral of decoder 2 4 is
38 signal z : STD LOGIC VECTOR(3 downto 0);
39 begin
40
41 z <= "0111" when a="00" else
        "1011" when a="01" else
42
        "1101" when a="10" else
43
44
         "1110" when a="11" else
        "XXXX";
45
46
47 b<=z;
48
49 end Behavioral;
50
```

نمای داخلی گیت :DECODER ۲۲O۴










در این قسمت ENCODER *TO۲ پیاده سازی شده است که کدهای آن به شرح زیر می باشد.

```
19
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22
23 -- Uncomment the following library declaration if using
24 -- arithmetic functions with Signed or Unsigned values
25 -- use IEEE.NUMERIC STD.ALL;
26
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29 --library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity Encoder 4 2 is
      Port ( a : in STD_LOGIC_VECTOR(3 downto 0);
    b : out STD_LOGIC_VECTOR(1 downto 0));
33
34
35 end Encoder_4_2;
36
37 architecture Behavioral of Encoder_4_2 is
38
     signal z : STD_LOGIC_VECTOR(1 downto 0);
39 begin
             with a select
40
41
             z <= "00" when "0001",
                  "01" when "0010",
42
                  "10" when "0100" ,
43
                  "11" when "1000" ,
44
                  "XX" when others;
 45
       b <= z;
46
47
48 end Behavioral;
49
```

نمای داخلی گیت :ENCODER ۴TO۲







در این قسمت VSEGMENT پیاده سازی شده است که کدهای آن به شرح زیر می باشد.

```
19
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22
23 -- Uncomment the following library declaration if using
24 -- arithmetic functions with Signed or Unsigned values
25 --use IEEE.NUMERIC_STD.ALL;
26
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29 -- library UNISIM;
30 --use UNISIM.VComponents.all;
32 entity Seven_Seg is
       Port ( a : in STD_LOGIC_VECTOR(3 downto 0);
33
              b : out STD LOGIC VECTOR (6 downto 0));
34
35 end Seven_Seg;
36
37 architecture Behavioral of Seven_Seg is
   signal z : STD_LOGIC_VECTOR(6 downto 0);
38
39
      with a select
40
            z <= "0110000" when "0001" ,
41
                "1101101" when "0010",
42
                 "1111001" when "0011" ,
43
                 "0110011" when "0100",
                 "1011011" when "0101" ,
45
                 "0011111" when "0110" ,
46
                 "1110000" when "0111" ,
47
                 "1111110" when "0000",
48
                 "1111011" when "1001",
49
                 "1111111" when "1000",
50
                 "00000000" when others;
51
52
53 b <= z;
54
55 end Behavioral;
56
```

نمای داخلی گیت :VSEGMENT



