

آزمایشگاه معماری کامپیوتر آزمایش ششم

دكتر محبتي

عرشیا آرین نژاد، حوریه سبزواری، الناز رضایی

اردیبهشت ۱۴۰۱

هدف آزمایش:

RAM یا Memory Access Random گونهای از حافظه برای ذخیرهسازی داده هاست که اجازه می دهد فایل ها در مدت زمانی کوتاه نوشته و خوانده شوند؛ بدون اینکه در این خواندن و نوشتن تقدم و تأخر زمانی اهمیتی داشته باشد. حافظه رم به دلیل سرعت بالای آن در خواندن و نوشتن از سایر حافظه ها، از جمله دیسک سخت است.

ROM مخفف Romy Read-Only است. ROM برخلاف RAM پایدار است و حتی وقتی کامپیوتر خاموش شود، محتوای رام باقی میماند. رام، چیپ کامپیوتری است که تقریبا همه کامپیوترها مقدار کمی از آن را برای Firmware Boot دارند. فریمور بوت حاوی چند کیلوبایت کد است که به کامپیوتر می گوید هنگام روشن شدن چه کار باید انجام دهد مثلا شناسایی سخت افزار و لود کردن سیستم عامل روی رم. در ، PC به فریور بوت، بایوس می گویند.

در این آزمایش قصد داریم با پیاده سازی RAM و ROM ها محتویات درون آنها را نمایش دهیم.

ROM:

پیادهسازی مدارها با استفاده از زبانهای توصیف:

```
1 library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;
 4 use IEEE.numeric_std.ALL;
   entity ROM is
 6
 7
       port( --clk: in std_logic;
 8
               address : in std_logic_vector(4 downto 0) := "00000";
               dataout : out std logic vector(7 downto 0));
 9
10 end ROM;
11
     architecture Behavioral of ROM is
12
13
14 TYPE romdata is ARRAY (0 to 31) of std logic vector(7 downto 0);
16 constant data : romdata := (
     "11111111", "10000000", "01010101", "01000010",
17
   "00110011", "00101010", "00100100", "001000000",
18
    "00011100", "00011001", "00010111", "00010101",
19
20 "00010011", "00010010", "00010001", "00010000",
    "11111111","10000000","01010101","01000010",
"00110011","00101010","00100100","00100000",
21
23 "00011100", "00011001", "00010111", "00010101",
24 "00010011", "00010010", "00010001", "00010000"
25 );
26
27
    begin
28
29
        --process (clk)
30
        --begin
           --if rising_edge(clk) then
31
32
              dataout <= data(to_integer(unsigned(address)));</pre>
           --end if:
33
34
        --end process;
35
36 end Behavioral;
37
38
```

```
36 ENTITY tb_rom IS
37 END tb_rom;
38
39
   ARCHITECTURE behavior OF tb_rom IS
40
         -- Component Declaration for the Unit Under Test (UUT)
41
42
43
        COMPONENT ROM
         PORT (
44
              address: IN std_logic_vector(4 downto 0);
dataout: OUT std_logic_vector(7 downto 0)
45
46
47
        END COMPONENT;
48
49
50
        --Inputs
51
       signal address : std_logic_vector(4 downto 0) := (others => '0');
52
53
54
        --Outputs
55
        signal dataout : std logic vector(7 downto 0);
        -- No clocks detected in port list. Replace <clock> below with
56
57
        -- appropriate port name
58
   BEGIN
59
60
        -- Instantiate the Unit Under Test (UUT)
61
        uut: ROM PORT MAP (
62
63
              address => address,
               dataout => dataout
64
            );
65
66
67
       -- Stimulus process
68
69
       process begin
70
          for i in 0 to 31 loop
              address <= std_logic_vector(to_unsigned(i,address'length));</pre>
71
              wait for 100 ns;
72
73
           end loop;
           wait;
74
       end process;
75
76
77 END;
```

نتايج خروجي:



RAM:

پیادهسازی مدارها با استفاده از زبانهای توصیف:

```
file out file: text

) is

variable row: line;

--variable date: std logic_vector(data_width-1 downto 0);

begin

--data: data from RAM;

hwite(row, data from RAM);

hwite(row, data from RAM);

write(row, dadr);

write(row, wom);

write(row, wom);

write(row, wom);

write(row, wom);

write(row, wom);

writeline(out file, row);

file_close(out file);

end procedure PutData;

BEGIN

uut: Generic_RAM GENERIC_MAP (data_width,address_width) FORT_MAP (clk,reset,datain,address,rw,cs,dataout);

clock_generation: clk <= not clk after clk_period/2;

reset <= '1', '0' after 15 ns;

c <= '0', '1' after 15 ns;

v <= '1', '0' after 15 ns;

v <= '1'; -- write mode

file_open(file_into_RAM, "RAM_INIT.txt", read_mode); -- No status check

-- eetbtax(datain, address, file_into_RAM); -- Gets data from the input file

GetData(datain, address, file_into_RAM); -- Gets data from the input file

GetCata(datain, address, file_into_RAM); -- Gets data from the input file

address <= (others => '0');

address <= (others => '0');

address <= (others => '0');

wait for 1 ns;

read for in 0 to 2'*address width-2 loop

address <= address + '1';

wait on clk until clk = '1';

wait until (clk'event and clk = '1');

wait cold (clk'event and clk = '1');

wait clo ofs;

file_open(output_file, "output_RAM ex.txt", write_mode); -- Futs data in the output file

PutData(address, dataout, output_file);

end;

end;

end;
```

Test bench:

```
1 library ieee;
        use ieee.std_logic_ll64.all;
use ieee.numeric_std.all;
         entity Generic_RAM is
              generic(
  data_width : natural := 16;
  address_width : natural := 8);
                   crt(
   clk : in std_logic;
   reset : in std_logic;
   datain : in std_logic_vector(data_width-1 downto 0);
   address : in std_logic_vector(address_width-1 downto 0);
   rw : in std_logic;
   cs : in std_logic;
   dataout : out std_logic_vector(data_width-1 downto 0)
  10
  11
12
  13
14
15
16
  17
18
19
        rend entity Generic_RAM;
architecture Behavioral of Generic_RAM is
type mem_array is array (2**address_width-1 downto 0) of std_logic_vector(data_width-1 downto 0);
  21
22
23
        begin
              process (clk)
variable memory : mem_array;
           24
25
26
27
28
29
   30
31
  32
33
  34
35
  36
37
38
                         end if;
               end if;
end process;
   40
   41 end Behavioral;
```

```
1 LIBRARY ieee;
  2 USE ieee.std_logic_1164.ALL;
3 USE IEEE.STD_LOGIC_UNSIGNED.ALL;
4 USE IEEE.NUMERIC_STD.ALL;
     use STD.TEXTIO.all;
     use ieee.std logic textio.all:
     ENTITY tb Generic RAM IS
     end tb_Generic_RAM;
  8
     ARCHITECTURE behavior OF tb_Generic_RAM IS
     COMPONENT Generic_RAM
 10
 11
        GENERIC(data_width : natural;
 12
                  address_width : natural);
        PORT(clk, reset: in std_logic;
datain: in std_logic_vector(15 downto 0);
address: in std_logic_vector(7 downto 0);
 13
 14
 15
 16
                rw,cs : in std_logic;
                dataout : out std_logic_vector(15 downto 0));
 18 end COMPONENT;
     CONSTANT data_width : natural := 16;
 19
    CONSTANT address_width : natural := 8;
 20
 21 constant clk period : time := 10 ns;
     signal clk, reset, rw, cs : std_logic := '0';
 22
 23
     signal datain, dataout : std_logic_vector(data_width-1 downto 0) := (others => '0');
 24
     signal address : std_logic_vector(address_width-1 downto 0) := (others => '0');
     file file_into_RAM : text;
 25
     file output file : text;
procedure GetData( -- Gets data from the input file
 26
 27
         signal data_into_RAM : out std_logic_vector(data_width-1 downto 0);
 28
 29
         signal addr : out std_logic_vector(address_width-1 downto 0);
 30
         file RAM_INIT : text
 31
         --constant tim : time
 32
         ) is
         variable row : line;
 33
         variable t : time := 0 fs;
 34
         variable add : std_logic_vector(address_width-1 downto 0) := (others => '0');
variable data : std_logic_vector(data_width-1 downto 0);
 35
 36
 37 begin
         while not endfile (RAM INIT) loop
 38
         readline (RAM INIT, row);
 39
 40
          --read(row,data); -- binary
 41
         hread(row, data); -- hex
 42
         hread(row, add);
 43
         read(row, t);
```

```
hread(row, add);
read(row, t);
data_into_RAM <= data;
addr <= add;
wait for t;
---wait for tim;
end loop;
file_close(RAM_INIT);
end procedure GetData;
procedure PutData( -- Puts data in the output file
signal addr : in std_logic_vector(address_width-1 downto 0);
signal data from RAM : in std_logic_vector(data_width-1 downto 0);
file out_file : text
) is
variable row : line;
---variable data : std_logic_vector(data_width-1 downto 0);
begin
---data := data_from_RAM);
hwrite(row, data_from_RAM); -- hex
wite(row,')'; -- snigle_character
hwrite(row, addr);
write(row, "0); -- multiple_characters
write(row, "0); -- multiple_characters
write(row, "0); -- multiple_characters
write(row, "0); -- multiple_characters
uut: Generic_RAM_GENERIC_MAP_(data_width, address_width) FORT_MAP_(clk, reset, datain, address, rw, cs, dataout);
clock_generation : clk <= not clk_after clk_period/2;
reset <= '1'; '' o' after 15 ns;
cs <= '0', ''1' after 15 ns, '0' after 300 ns;
process
begin

wait for 15 ns;
rw <= '1'; -- write_mode
file_open(file_into_RAM, "RAM_INIT.txt", read_mode); -- No status_check
--GetData(datain, address, file_into_RAM, clk_period); -- Gets_data_from_the_input_file
wait_for 1 ns; -- some enough_time_for_initialization_to_be_done_completely
rw <= '0'; -- read_mode
address <= (others >> '0');
wait on clk_until clk = '1';
wait_for 0 fs; -- 1 delta_cycle_for_signal_values_to_be_assigned!
```

نمونه خروجي:

