



آزمایشگاه معماری کامپیوتر آزمایش ششم دکتر محبتی

عرشیا آرین نژاد، حوریه سبزواری، الناز رضایی

اردیبهشت ۱۴۰۱

هدف آزمایش:

RAM یا Memory Access Random گونه‌ای از حافظه برای ذخیره‌سازی داده‌هاست که اجازه می‌دهد فایل‌ها در مدت زمانی کوتاه نوشته و خوانده شوند؛ بدون اینکه در این خواندن و نوشتن تقدم و تأخر زمانی اهمیتی داشته باشد. حافظه رم به دلیل سرعت بالای آن در خواندن و نوشتن از سایر حافظه‌ها، از جمله دیسک سخت است.

ROM مخفف Memory Read-Only است. ROM برخلاف RAM پایدار است و حتی وقتی کامپیوتر خاموش شود، محتوای رم باقی می‌ماند. رم، چیپ کامپیوتری است که تقریباً همه کامپیوترها مقدار کمی از آن را برای Firmware Boot دارند. فریمور بوت حاوی چند کیلوبایت کد است که به کامپیوتر می‌گوید هنگام روشن شدن چه کار باید انجام دهد مثلاً شناسایی سخت افزار و لود کردن سیستم عامل روی رم. در PC، به فریمور بوت، بایوس می‌گویند.

در این آزمایش قصد داریم با پیاده سازی RAM و ROM ها محتویات درون آن‌ها را نمایش دهیم.

ROM:

پیاده‌سازی مدارها با استفاده از زبان‌های توصیف:


```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_unsigned.ALL;
4 use IEEE.numeric_std.ALL;
5
6 entity ROM is
7     port( --clk: in std_logic;
8           address : in std_logic_vector(4 downto 0) := "00000";
9           dataout : out std_logic_vector(7 downto 0));
10 end ROM;
11
12 architecture Behavioral of ROM is
13
14     TYPE romdata is ARRAY (0 to 31) of std_logic_vector(7 downto 0);
15
16     constant data : romdata := (
17         "11111111","10000000","01010101","01000010",
18         "00110011","00101010","00100100","00100000",
19         "00011100","00011001","00010111","00010101",
20         "00010011","00010010","00010001","00010000",
21         "11111111","10000000","01010101","01000010",
22         "00110011","00101010","00100100","00100000",
23         "00011100","00011001","00010111","00010101",
24         "00010011","00010010","00010001","00010000"
25     );
26
27 begin
28
29     --process (clk)
30     --begin
31         --if rising_edge(clk) then
32             dataout <= data(to_integer(unsigned(address)));
33         --end if;
34     --end process;
35
36 end Behavioral;
37
38
```

```

35
36 ENTITY tb_rom IS
37 END tb_rom;
38
39 ARCHITECTURE behavior OF tb_rom IS
40
41     -- Component Declaration for the Unit Under Test (UUT)
42
43     COMPONENT ROM
44     PORT(
45         address : IN  std_logic_vector(4 downto 0);
46         dataout  : OUT std_logic_vector(7 downto 0)
47     );
48     END COMPONENT;
49
50
51     --Inputs
52     signal address : std_logic_vector(4 downto 0) := (others => '0');
53
54     --Outputs
55     signal dataout : std_logic_vector(7 downto 0);
56     -- No clocks detected in port list. Replace <clock> below with
57     -- appropriate port name
58     |
59 BEGIN
60
61     -- Instantiate the Unit Under Test (UUT)
62     uut: ROM PORT MAP (
63         address => address,
64         dataout => dataout
65     );
66
67
68     -- Stimulus process
69     process begin
70         for i in 0 to 31 loop
71             address <= std_logic_vector(to_unsigned(i,address'length));
72             wait for 100 ns;
73         end loop;
74         wait;
75     end process;
76
77 END;

```

نتایج خروجی:



RAM:

پایه‌سازی مدارها با استفاده از زبان‌های توصیف:

```
54 file out_file : text
55 ) is
56 variable row : line;
57 --variable data : std_logic_vector(data_width-1 downto 0);
58 begin
59 --data := data_from_RAM;
60 hwrite(row, data_from_RAM); -- hex
61 write(row, ' '); -- Single character
62 hwrite(row, addr);
63 write(row, " "); -- multiple characters
64 write(row, NOW);
65 writeline(out_file, row);
66 file_close(out_file);
67 end procedure PutData;
68 BEGIN
69 uut: Generic_RAM GENERIC MAP (data_width,address_width) PORT MAP (clk,reset,datain,address,rw,cs,dataout);
70 clock_generation : clk <= not clk after clk_period/2;
71 reset <= '1', '0' after 15 ns;
72 cs <= '0', '1' after 15 ns, '0' after 300 ns;
73 process
74 begin
75 wait for 15 ns;
76 rw <= '1'; -- write mode
77 file_open(file_into_RAM, "RAM_INIT.txt", read_mode); -- NO status check
78 --GetData(datain, address, file_into_RAM, clk_period); -- Gets data from the input file
79 GetData(datain, address, file_into_RAM); -- Gets data from the input file
80 wait for 1 ns; --some enough time for initialization to be done completely
81 rw <= '0'; -- read mode
82 address <= (others => '0');
83 wait on clk until clk = '1';
84 wait for 0 fs; -- 1 delta cycle for signal values to be assigned!
85 file_open(output_file, "output_RAM_ex.txt", write_mode); -- Puts data in the output file
86 PutData(address, dataout, output_file);
87 for i in 0 to 2**address_width-2 loop
88 address <= address + '1';
89 wait until (clk'event and clk = '1');
90 wait for 0 fs;
91 file_open(output_file, "output_RAM_ex.txt", append_mode); -- Puts data in the output file
92 PutData(address, dataout, output_file);
93 end loop;
94 wait;
95 end process;
96 end;
```

Test bench:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity Generic_RAM is
6      generic(
7          data_width : natural := 16;
8          address_width : natural := 8);
9      port(
10         clk : in std_logic;
11         reset : in std_logic;
12         datain : in std_logic_vector(data_width-1 downto 0);
13         address : in std_logic_vector(address_width-1 downto 0);
14         rw : in std_logic;
15         cs : in std_logic;
16         dataout : out std_logic_vector(data_width-1 downto 0)
17     );
18 end entity Generic_RAM;
19 architecture Behavioral of Generic_RAM is
20     type mem_array is array (2**address_width-1 downto 0) of std_logic_vector(data_width-1 downto 0);
21     begin
22         process (clk)
23             variable memory : mem_array;
24             begin
25                 if rising_edge(clk) then
26                     if reset = '1' then
27                         for i in memory'range loop
28                             memory(i) := (others => '0');
29                         end loop;
30                         dataout <= (others => '0');
31                     elsif cs = '1' then
32                         if rw = '1' then --write in memory "RAM_INIT.txt" the address
33                             memory(to_integer(unsigned(address))) := datain;
34                             dataout <= datain;
35                         else --read from memory "RAM_INIT.txt" the address
36                             dataout <= memory(to_integer(unsigned(address)));
37                         end if;
38                     end if;
39                 end if;
40             end process;
41     end Behavioral;
```

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  USE IEEE.STD_LOGIC_UNSIGNED.ALL;
4  USE IEEE.NUMERIC_STD.ALL;
5  use STD.TEXTIO.all;
6  use ieee.std_logic_textio.all;
7  ENTITY tb_Generic_RAM IS
8  end tb_Generic_RAM;
9  ARCHITECTURE behavior OF tb_Generic_RAM IS
10 COMPONENT Generic_RAM
11     GENERIC(data_width : natural;
12             address_width : natural);
13     PORT(clk,reset : in std_logic;
14          datain : in std_logic_vector(15 downto 0);
15          address : in std_logic_vector(7 downto 0);
16          rw,cs : in std_logic;
17          dataout : out std_logic_vector(15 downto 0));
18 end COMPONENT;
19 CONSTANT data_width : natural := 16;
20 CONSTANT address_width : natural := 8;
21 constant clk_period : time := 10 ns;
22 signal clk, reset, rw, cs : std_logic := '0';
23 signal datain, dataout : std_logic_vector(data_width-1 downto 0) := (others => '0');
24 signal address : std_logic_vector(address_width-1 downto 0) := (others => '0');
25 file file_into_RAM : text;
26 file output_file : text;
27 procedure GetData( -- Gets data from the input file
28     signal data_into_RAM : out std_logic_vector(data_width-1 downto 0);
29     signal addr : out std_logic_vector(address_width-1 downto 0);
30     file RAM_INIT : text
31     --constant tim : time
32 ) is
33     variable row : line;
34     variable t : time := 0 fs;
35     variable add : std_logic_vector(address_width-1 downto 0) := (others => '0');
36     variable data : std_logic_vector(data_width-1 downto 0);
37 begin
38     while not endfile (RAM_INIT) loop
39         readline(RAM_INIT, row);
40         --read(row,data); -- binary
41         hread(row, data); -- hex
42         hread(row, add);
43         read(row, t);

```



```

42  hread(row, add);
43   read(row, t);
44   data_into_RAM <= data;
45   addr <= add;
46   wait for t;
47   --wait for tim;
48   end loop;
49   file_close(RAM_INIT);
50 end procedure GetData;
51 procedure PutData( -- Puts data in the output file
52   signal addr : in std_logic_vector(address_width-1 downto 0);
53   signal data_from_RAM : in std_logic_vector(data_width-1 downto 0);
54   file out_file : text
55 ) is
56   variable row : line;
57   --variable data : std_logic_vector(data_width-1 downto 0);
58 begin
59   --data := data_from_RAM;
60   hwrite(row, data_from_RAM); -- hex
61   write(row, ' '); -- single character
62   hwrite(row, addr);
63   write(row, " "); -- multiple characters
64   write(row, NOW);
65   writeline(out_file, row);
66   file_close(out_file);
67 end procedure PutData;
68 BEGIN
69   uut: Generic_RAM GENERIC MAP (data_width,address_width) PORT MAP (clk,reset,datain,address,rw,cs,dataout);
70   clock_generation : clk <= not clk after clk_period/2;
71   reset <= '1', '0' after 15 ns;
72   cs <= '0', '1' after 15 ns, '0' after 300 ns;
73   process
74   begin
75     wait for 15 ns;
76     rw <= '1'; -- write mode
77     file_open(file_into_RAM, "RAM_INIT.txt", read_mode); -- NO status check
78     --GetData(datain, address, file_into_RAM, clk_period); -- Gets data from the input file
79     GetData(datain, address, file_into_RAM); -- Gets data from the input file
80     wait for 1 ns; --some enough time for initialization to be done completely
81     rw <= '0'; -- read mode
82     address <= (others => '0');
83     wait on clk until clk = '1';
84     wait for 0 fs; -- 1 delta cycle for signal values to be assigned!

```

نمونه خروجی:

