





	8	7	6	5	4	3	2	1			
D	TABLE OF CONTENTS								D		
C	1	--	TITLE PAGE								
	2	--	TABLE OF CONTENTS								
	3	--	REVISION HISTORY								
	4	--	FUNCTIONAL BLOCK DIAGRAM								
	5	--	PCIE EDGE CONNECTOR								
	6	--	XL710 (PAGE 1 OF 6) - PCIE								
	7	--	XL710 (PAGE 2 OF 6) - HIGH SPEED INTERFACES								
	8	--	XL710 (PAGE 3 OF 6) - MISC. INTERFACES								
	9	--	XL710 (PAGE 4 OF 6) - POWER AND GND								
	10	--	XL710 (PAGE 5 OF 6) - DECOUPLING								
	11	--	XL710 (PAGE 6 OF 6) - RESERVED PINS								
B	12	--	HIGH SPEED INTERFACES - SFP+ P0 P1 CAGE (PAGE 1 OF 2)								
	13	--	HIGH SPEED INTERFACES - SFP+ P2 P3 CAGE (PAGE 2 OF 2)								
	14	--	HIGH SPEED INTERFACES - QSFP P0 CAGE (PAGE 1 OF 2)								
	15	--	HIGH SPEED INTERFACES - QSFP P1 CAGE (PAGE 2 OF 2)								
A	16	--	LEDS								
	17	--	LEDS								
	18	--	POWER SUPPLY EXAMPLE 1								
	19	--	POWER SUPPLY EXAMPLE 2								
INTEL CONFIDENTIAL											
NETWORK DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124		TITLE XL710 REFERENCE SCHEMATICS			SIZE B	CODE	DOCUMENT NUMBER		REV 1.3	DATE 07/26/2018	SHEET 2
	8	7	6	5	4	3	2	1			

8		7		6		5		4		3		2		1	
REVISION HISTORY															
0.1 -- INITIAL DRAFT															
0.5 -- RELEASE VERSION															
0.75 -- UPDATED SERIES RESISTORS FOR SMBUS, SERIES RESISTORS TO NC-SI RX ADDED JTAG HEADER, AND VOLTAGE LEVEL LABELS. REMOVED BACKUPT MARGINING CONNECTION.															
1.0 -- ADDED JUMPER TO ENABLE DEBUG MODE ADDED LED SETTING DESCRIPTIONS REMOVED REFERENCE TO CFGID THAT ARE NOT SUPPORTED															
1.1 -- UPDATED NOTES ON PG 15 AND 16															
1.2 -- CHANGED NCSI_ARB_IN PULL DOWN FROM 100K TO 10K															
1.3 -- UPDATED NC-SI OUTPUT LINES WITH 30 OHM SERIES RESISTORS AS PER INTEL® ETHERNET CONTROLLER X710/XXV710/XL710 SPECIFICATION UPDATE REV 3.3 ON NCSI_CRS_DV, NCSI_RXD[1:0],AND NCSI_ARB_OUT -- REMOVED CONNECTIONS TO VCCD_EXT_SVR_SENSE_P/N. CHANGED VCCD TO FIXED VOLTAGE OPERATION. ALL COMPONENTS USED IN EXT_SVR_SENSE_P/N CIRCUIT ARE NOW LABELED "VCCD LEGACY" -- REMOVED RIPPLE INJECTION CIRCUIT FROM FEEDBACK PATH ON TPS53353															
INTEL CONFIDENTIAL															
NETWORK DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124		TITLE XL710 REFERENCE SCHEMATICS				SIZE B	CODE	DOCUMENT NUMBER				REV 1.3	DATE 07/26/2018		SHEET 3
8		7		6		5		4		3		2		1	



# PCIE 3.0 X8 ADD-IN CONNECTOR EXAMPLE



INTEL CONFIDENTIAL

NETWORK DIVISION  
2111 N.E. 25th AVENUE  
HILLSBORO, OR 97124

TITLE XL710 REFERENCE SCHEMATICS

SIZE  
B

CODE


DOCUMENT NUMBER

REV  
1.3

DATE  
07/26/2018

SHEET  
5

XL710 (PAGE 1 OF 6)



INTEL CONFIDENTIAL

NETWORK DIVISION  
2111 N.E. 25th AVENUE  
HILLSBORO, OR 97124

TITLE  
XL710 REFERENCE SCHEMATICS

SIZE  
B

CODE


DOCUMENT NUMBER

REV  
1.3

DATE  
07/26/2018

SHEET  
6


# XL710 (PAGE 2 OF 6)



INTEL CONFIDENTIAL


NETWORK DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124	TITLE XL710 REFERENCE SCHEMATICS	SIZE B	CODE	DOCUMENT NUMBER	REV 1.3	DATE 07/26/2018	SHEET 7
--	-------------------------------------	-----------	------	-----------------	------------	--------------------	------------

XL710 (PAGE 3 OF 6)




INTEL CONFIDENTIAL





XL710 (PAGE 5 OF 6)



INTEL CONFIDENTIAL

NETWORK DIVISION  
2111 N.E. 25th AVENUE  
HILLSBORO, OR 97124

TITLE  
XL710 REFERENCE SCHEMATICS

SIZE  
B


CODE


DOCUMENT NUMBER


REV  
1.3

DATE  
07/26/2018

SHEET  
10








PORT 0 QSFP+ CAGE

(CFG ID 4.0 FOR SINGLE PORT CASE)  
(CFG ID 4.5 FOR DUAL PORT CASE)

QSFP+ OPTION

(1 OF 2)



INTEL CONFIDENTIAL

NETWORK DIVISION  
2111 N.E. 25th AVENUE  
HILLSBORO, OR 97124

TITLE  
XL710 REFERENCE SCHEMATICS

SIZE  
B

CODE

DOCUMENT NUMBER

REV  
1.3


DATE  
07/26/2018

SHEET  
14

PORT 1 QSFP+ CAGE

(CFG ID 4.5 FOR DUAL PORT CASE)





QSFP+ OPTION  
(2 OF 2)



INTEL CONFIDENTIAL

NETWORK DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124	TITLE XL710 REFERENCE SCHEMATICS	SIZE B	CODE	DOCUMENT NUMBER	REV 1.3	DATE 07/26/2018	SHEET 15
--	-------------------------------------	-----------	------	-----------------	------------	--------------------	-------------

LEDS  
4X10GBE  
CFGID 7.2





LED SETTING	DESCRIPTION
1X40	SP 40G
2X40	DP 40G
4X10	4X10 OR 2X2X10 BREAKOUT
2X2X10	4X10 OR 2X2X10 BREAKOUT

BALL#	PIN	GPIO	PORT	LED_MODE (10G)
AD14	LED0_0	22	1	LINK_ACT(0XC)
AC14	LED0_1	23	1	LINK_10G(0X3)
AD13	LED1_0	24	0	LINK_ACT(0XC)
AC13	LED1_1	25	0	LINK_10G(0X3)
AB14	LED2_0	26	2	LINK_ACT(0XC)
AA14	LED2_1	27	2	LINK_10G(0X3)
AB13	LED3_0	28	3	LINK_ACT(0XC)
AA13	LED3_1	29	3	LINK_10G(0X3)

INTEL CONFIDENTIAL



LEDS  
2X40GBE  
CFGID 4.5



LED SETTING	DESCRIPTION
1X40	SP 40G
2X40	DP 40G
4X10	4X10 OR 2X2X10 BREAKOUT
2X2X10	4X10 OR 2X2X10 BREAKOUT

BALL#	PIN	GPIO	LED MODE (40G + KX4)
AD14	LED0_0	22	LINK_ACT(0XC)
AC14	LED0_1	23	LINK_40G(0X2)
AD13	LED1_0	24	LINK_ACT(0XC)
AC13	LED1_1	25	LINK_40G(0X2)
AB14	LED2_0	26	LINK_10G(0X3)
AA14	LED2_1	27	LINK_1G(0X4)
AB13	LED3_0	28	LINK_10G(0X3)
AA13	LED3_1	29	LINK_1G(0X4)

INTEL CONFIDENTIAL

NETWORK DIVISION  
2111 N.E. 25th AVENUE  
HILLSBORO, OR 97124

TITLE XL710 REFERENCE SCHEMATICS

SIZE  
B

CODE


DOCUMENT NUMBER

REV  
1.3

DATE  
07/26/2018


SHEET  
17

VCCD REGULATOR EXAMPLE 1 : LTC3833



# VCCD REGULATOR EXAMPLE 2 : TPS53353

VIN = 4.5V - 13.2V  
VDD = 5.0V (OUTPUT FROM CHARGE PUMP)  
VOUT = 0.75A - 0.935V  
IOUT NOM = 15A-20A (TEST ON SILICON)  
IOUT MAX = 20A  
F(SW)= RF(PIN 22) = 750KHZ  
T(SFT START) = MODE (PIN 20)= RF(PIN 5) = 2.8MS  
V(TRIP - PIN 21) = 1.5V



"VCCD LEGACY" USES ON-DIE SENSING TO ADJUST VCCD VOLTAGE. THIS METHOD OF CONTROLLING VCCD IS NO LONGER REQUIRED BUT VALID FOR CONTINUED USE

DEFAULT VCCD USES A FIXED 0.92V VCCD AND IS THE PREFERRED METHOD.

INTEL CONFIDENTIAL

NETWORK DIVISION  
2111 N.E. 25th AVENUE  
HILLSBORO, OR 97124

TITLE  
XL710 REFERENCE SCHEMATICS

SIZE  
B

CODE

DOCUMENT NUMBER

REV  
1.3

DATE  
07/26/2018

SHEET  
19