

# REFERENCE DESIGN

PCIE SINGLE LANE 1000/100/10 BASE-T

INTEL 82583V ETHERNET CONTROLLER

INTEL

LAN ACCESS DIVISION  
2111 N.E. 25th AVENUE  
HILLSBORO, OR 97124

TITLE	82583V REFERENCE DESIGN
-------	-------------------------

SIZE
------

CODE
------


DOCUMENT NUMBER
-----------------

REV
1.0

DATE	04-17-2009
------	------------


SHEET  
1

# FUNCTIONAL BLOCK DIAGRAM



# POWER BLOCK DIAGRAM

## JUMPER TABLE ON\_SHEET\_08



INTEL

LAN ACCESS DIVISION  
2111 N.E. 25th AVENUE  
HILLSBORO, OR 97124

TITLE 82583V REFERENCE DESIGN

SIZE

CODE

DOCUMENT NUMBER

REV  
1.0

DATE  
04-17-2009


SHEET  
3

## F



A

82583V'S MULIPLIED TEST SIGNAL INTERFACE



15



D

C

B

A



B

A

82583V'S MDI, POWER AND REGULATION SIGNAL INTERFACE

ROUTE ALL MDI SIGNAL PAIRS ON ALL PAGES AS DIFFERENTIAL PAIRS  
82583V HAS INTERNAL MDI TERMINATION; EXTERNAL TERMINATION MUST NOT BE USED

82583V'S MDI, SIGNAL INTERFACE

PLACE THIS JUMPER CLOSE TO THE 82583V

PLACE 0.1UF CAPACITORS CLOSE TO PIN OF DEVICE  
PLACE 10.0UF CAPACITOR CLOSE TO POWER PLANE NEAR DEVICE

PLACE JUMPER PULL HIGH  
ENABLES THE 825783V  
PULL DOWN TO DISABLE

82583V'S POWER AND REGULATION SIGNAL INTERFACE

PLACE JUMPER PULL HIGH  
DISABLES INTERNAL 1.0V REGULATOR  
CTRL1\_0 SIGNAL ACTIVE  
NO JUMPER\_CTRL1\_0\_INACTIVE  
ENABLES INTERNAL 1.0V REGULATOR

INTEL

LAN ACCESS DIVISION  
2111 N.E. 25th AVENUE  
HILLSBORO, OR 97124

TITLE 82583V REFERENCE DESIGN

SIZE CODE DOCUMENT NUMBER

REV 1.0

DATE 04-17-2009

SHEET 7

ROUTE ALL MDI SIGNAL PAIRS ON ALL PAGES AS DIFFERENTIAL PAIRS  
82583V HAS INTERNAL MDI TERMINATION; EXTERNAL TERMINATION MUST NOT BE USED

```
<--- 82583V'S MDI, SIGNAL INTERFACE
```

PLACE THIS JUMPER CLOSE TO THE 82583V

```
PLACE 0.1UF CAPACITORS CLOSE TO PIN OF DEVICE
PLACE 10.0UF CAPACITOR CLOSE TO POWER PLANE NEAR DEVICE
```

```
PLACE 0.1UF CAPACITORS CLOSE TO PIN OF DEVICE
PLACE 10.0UF CAPACITOR CLOSE TO POWER PLANE NEAR DEVICE
```

PLACE\_JUMPER\_PULL\_HIGH  
ENABLES\_THE\_825783V  
PULL\_DOWN\_TO\_DISABLE

# <--- 82583V'S POWER AND REGULATION SIGNAL INTERFACE

```

PLACE JUMPER PULL HIGH
DISABLES INTERNAL 1.0V REGULATOR
CTRL1_0_SIGNAL_ACTIVE
NO_JUMPER_CTRL1_0_INACTIVE
ENABLES INTERNAL 1.0V REGULATOR

```

```
PLACE_0.1UF_CAPACITORS_CLOSE_TO_PIN_OF_DEVICE
PLACE 10.0UF CAPACITOR CLOSE TO POWER PLANE NEAR DEVICE
```

# JUMPER TABLE

## SET\_JUMPERS\_AS\_LISTED\_BELOW\_TO\_GENERATE DESIRED\_CONFIGURATION

Jumper Number	Function	To Use Bench supplies	To Use Fully External LDO Supplies	To Use 2 External Power Transistors	To Use 1 External and 1 Internal Power Transistor
J1, 2 pin	PCIE_3.3V_MAIN	-	1-2	1-2	1-2
J2, 2 pin	PCIE_3.3V_AUX	-	1-2	1-2	1-2
J3, 3 pin	3.3V Charge Pump OR 3.3V Buck/Boost	-	1-2 (Select Charge Pump)	2-3 (Select Buck/Boost)	2-3 (Select Buck/Boost)
J4, 3 pin	LED_EEPROM_FLASH_POWER	1-2 (Select LAN_3.3V )	2-3 (Select 3_3V_OR)	2-3 (Select 3_3V_OR)	2-3 (Select 3_3V_OR)
J5	PCIe Connector	-	-	-	-
J6, 2 pin	TEST_EN	-	-	-	-
J7, 5 pin	JTAG	-	-	-	-
J8, 3 pin	CHARGE PUMP ENABLE	2-3 (Select GND)	1-2 (Select HIGH)	2-3 (Select GND)	2-3 (Select GND)
J9, 2 pin	3.3V CHARGE PUMP OUT	-	1-2	-	-
J10, 2 pin	1.9V LDO OUT	-	1-2	-	-
J11, 2 pin	1.05V LDO OUT	-	1-2	-	-
J12, 3 pin	BUCK/BOOST ENABLE	2-3 (Select GND)	2-3 (Select GND)	1-2 (Select HIGH )	1-2 (Select HIGH )
J13, 2 pin	BUCK/BOOST OUT	-	-	1-2	1-2
J14, 2 pin	1.05V PNP OUT	-	-	1-2	-
J15, 2 pin	1.05V PNP IN	-	-	1-2	-
J16, 2 pin	1.9V PNP OUT	-	-	1-2	1-2
J17, 2 pin	1.9V PNP IN	-	-	1-2	1-2
J18, 2 pin	CTRL10	-	-	1-2	-
J19, 2 pin	CTRL19	-	-	1-2	1-2
J20, 2 pin	DIS_REG10	1-2	1-2	1-2	-
J21, 3 pin	NVMT	1-2=EEPROM 2-3=FLASH	1-2=EEPROM 2-3=FLASH	1-2=EEPROM 2-3=FLASH	1-2=EEPROM 2-3=FLASH
J22, 2 pin	DEV_OFF_N	-	-	-	-
J23, 2 pin	ATEST	-	-	-	-
J24, 2 pin	VDD1p9	-	-	-	-
J25, 4 pin	3.3V Bench Feed	3.3V Bench Feed	-	-	-
J26, 4 pin	1.9V Bench Feed	1.9V Bench Feed	-	-	-
J27, 4 pin	1.05V Bench Feed	1.05V Bench Feed	-	-	-
J28, 3 pin	Center Tap Feed	-	-	-	-
J29, 6 pin	NVM Chip Select	1-3, 2-4=EEPROM 3-5, 4-6=FLASH	1-3, 2-4=EEPROM 3-5, 4-6=FLASH	1-3, 2-4=EEPROM 3-5, 4-6=FLASH	1-3, 2-4=EEPROM 3-5, 4-6=FLASH

INTEL

LAN ACCESS DIVISION  
2111 N.E. 25th AVENUE  
HILLSBORO, OR 97124

TITLE 82583V REFERENCE DESIGN

SIZE

CODE

DOCUMENT NUMBER


REV  
1.0

DATE  
04-17-2009


SHEET  
8




82583V'S 2 EXTERNAL OR 1 EXTERNAL POWER TRANSISTOR OPTIONS



PLACE 0.1UF CAPACITORS CLOSE TO PNP DEVICE PINS  
PLACE PNP 0.5 INCH FROM THE 82583V  
PLACE SUFFICIENT COPPER UNDER PNP FOR THERMAL RELIEF



PLACE 0.1UF CAPACITORS CLOSE TO PNP DEVICE PINS  
PLACE PNP 0.5 INCH FROM THE 82583V  
PLACE SUFFICIENT COPPER UNDER PNP FOR THERMAL RELIEF



# 82583V'S BENCH OR ALL EXTERNAL LDO POWER SUPPLY OPTIONS

INSTALL THESE JUMPERS TO ENABLE 3.3V\_OR  
ENABLE WHEN NOT USING BENCH POWER SUPPLIES  
CR1

3.3V\_OR\_CHARGE\_PUMP  
SELECT\_CHARGE\_PUMP\_OR\_BUCK\_BOOST DELEIVERY  
3.3V\_OR\_BUCK\_BOOST  
DISENGAGE COMPLETELY  
WHEN BENCH SUPPLIES USED

A CHARGE PUMP OR BUCK/BOOST IS REQUIRED  
TO COMPENSATE FOR VOLTAGE DROP ACROSS  
THE 3.3V OR CIRCUIT. THEY MIGHT NOT BE  
NEEDED ON A MOTHERBOARD IF THE 82583V CAN  
BE POWERED ENTIRELY FROM AUX POWER.

IN THIS DESIGN AN OR CIRUIUT IS NEEDED BECAUSE  
A PCIE CARD DOES NOT PROVIDE ENOUGH 3.3V  
AUX CURRENT FOR THE 82583V IN ALL MODES.

SENSE\_CIRCUITRY\_FOR\_3\_3V\_AUX\_VERSUS\_3\_3V\_MAIN USED WHEN BENCH SUPPLY FEED IS NOT USED

LAN 3.3V  
LAN 1.9V  
LAN 1.05V

SET JUMPER TO LAN 3.3V  
WHEN USING BENCH SUPPLIES  
ELSE SET JUMPER TO 3.3V\_OR

BENCH\_POWER\_HEADER\_FEEDS

