8 7 5 4 3 2 X540 10GBASE-T DUAL PORT ETHERNET CONTROLLER TABLE OF CONTENTS REFERENCE DESIGN PAGE 1 - TITLE PAGE, TABLE OF CONTENTS PAGE 2 - FUNCTIONAL BLOCK DIAGRAM PAGE 3 - X540 MDI, LEDS, CRYSTAL, NCSI, SMBUS, FLASH PAGE 4 - X540 PCIE PAGE 5 - X540 RESERVED PINS PAGE 6 - X540 JTAG, AUX PWR, LAN DISABLE, MAIN POWER OK, POWER ON RESET PAGE 7 - ANALOG FRONT END - DISCRETE PORT 0 PAGE 8 - ANALOG FRONT END - INTEGRATED MAGNETIC PORT 1 PAGE 9 - X540 POWER SUPPLIES: VCC2P5V LAN, VCC1P2V LAN, VSS AND DECOUPLING PAGE 10 - X540 POWER SUPPLIES: VCC3P3V_LAN, VCC0P8V_LAN, VCC0P67V_LAN, AND DECOUPLING REVISION HISTORY В REVO.70 - PU/PD, TM_REXT, BG_REXT VALUES UPDATE, TM_REXT TIED TO 2.5V, ADD 3X FERRITE BEAD - SEE PAGE 9 REV0.95 - BG_REXT - 2KOHM, THERMAL DIODE, 2.5V FLASH, FILTER CAP - 6.8PF REV0.99 - PIN MODIFIED RSVDM23 VCC2P5, RSVDD14 NC, ADDING PU OR PD OPTIONS TO RSVDK3 VSS, ADD PD TO NCSI ARB IN, CRYSTAL CAP CL1/CL2 CHANGE TO 18PF, RESISTORS VALUE PE_RBIASO, PE_RBIAS1 CHANGE TO 3.01KOHM REV0.995 - CONNECT RSVDM23 VCC2P5 TO PUP RES, MOVE PIN [J5] VCC0P65 J5 CLOSE TO VCC0P65 XX PINS REV1.0 - ADDING INDUCTORS PART NUMBER ON PAGES: P9, P10, RSVDK3_VSS CONNECTED TO PD AS DEFAULT REV1.05 - ADDING: INTEGRATED MAGNETIC ON PAGE 9, ADDING ADDITIONAL 1.2V RAIL BULK DECOUPLING, AND BULK DECOUPLING DISTRIBUTION NOTES REV1.2 - BULK DECOUPLING DISTRIBUTION NOTES, K3 PD CLARIFICATION REV1.25 - NCSI PD changed to 10KOHM REV1.9 - Update BYPASS_POR signal to be connected to Pull-Down only REV2.0 - MAIN_PWR_OK signal clarification REV2.1 - Symbol update with VCC0P67_XX pins DOCUMENT NUMBER SHEET SIZE CODE REV LAN ACCESS DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124 X540 REE SCHEMATIC 11/27/2012 2.1

















