



	8	7	6	5	4	3	2	1	
	REVISION HISTORY								
D									
	0.1 INITIAL DRAFT								
	0.5 F	RELEASE VERSION							
	0.75 UPDATED SERIES RESISTORS FOR SMBUS, SERIES RESISTORS TO NC-SI RX ADDED JTAG HEADER, AND VOLTAGE LEVEL LABELS. REMOVED BACKUPT MARGINING CONNECTION.								
С	1.0 ADDED JUMPER TO ENABLE DEBUG MODE ADDED LED SETTING DESCRIPTIONS REMOVED REFERENCE TO CFGID THAT ARE NOT SUPPORTED								С
	1.1 UPDATED NOTES ON PG 15 AND 16								
	1.2 CHANGED NCSI_ARB_IN PULL DOWN FROM 100K TO 10K								
	1.3 UPDATED NC-SI OUTPUT LINES WITH 30 OHM SERIES RESISTORS AS PER INTEL® ETHERNET CONTROLLER X710/XXV710/XL710 SPECIFICATION UPDATE REV 3.3 ON NCSI_CRS_DV, NCSI_RXD[1:0],AND NCSI_ARB_OUT REMOVED CONNECTIONS TO VCCD EXT_SVR_SENSE_P/N. CHANGED VCCD TO FIXED VOLTAGE OPERATION. ALL COMPONENTS USED IN EXT_SVR_SENSE_P/N CIRCUIT ARE NOW LABELED "VCCD LEGACY"								
В									В
	REMOVED RIPPLE INJECTION CIRCUIT FROM FEEDBACK PATH ON TPS53353								
A									A
	INTEL CONFIDENTIAL								
	NETWORK DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124	WORK DIVISION TITLE XL710 REFERENCE SCHEMATICS SIZE CODE DOCUMENT NUMBER REV DATE SHEET							
	8 8	7	6	5	4	3	2	1	































