	8 7 6 5 4 3 2 1	
D	82599	D
C	10 GBE PCIE* V2.1 (5GT/S) DUAL PORT ETHERNET CONTROLLER REFERENCE DESIGN	С
В	PAGE INDEX 1 - TITLE PAGE 2 - FUNCTIONAL BLOCK DIAGRAM 3 - POWER SUPPLY BLOCK DIAGRAM 4 - 82599 (PAGE 1 OF 5) - PICE* INTERFACE 5 - 82599 (PAGE 2 OF 5) - HIGH SPEED INTERFACES 6 - 82599 (PAGE 3 OF 5) - MISC. INTERFACES 7 - 82599 (PAGE 3 OF 5) - POWER AND DECOUPLING 8 - 82599 (PAGE 5 OF 5) - GND 9 - REFERENCE CLOCK SOLUTION EXAMPLES 10 - PORT 0: SPH-SOLUTION 11 - PORT 1: XAIJ/KX/KX4/KR BACKPLANE SOLUTION	В
A	PIN NAMING CONVENTION NC PIN IS NOT CONNECTED IN THE PACKAGE RSVDNC - RESERVED PIN. SHOULD BE LEFT UNCONNECTED. RSVDVSS - RESERVED PIN. SHOULD BE CONNECTED TO GROUND. DISCLAIMER: THIS REFERENCE SCHEMATIC IS NOT INTEDED TO BE USED AS A STAND ALONE OR PRODUCTIZABLE DESIGN	A
	LAN ACCESS DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124 8 2599 - REFERENCE SCHEMATIC B DOCUMENT NUMBER 2.3 DATE 07/25/2012 1 8 7 6 5 4 3 3 2 1	





















