



82580 REFERENCE DESIGN



HISTORY:
2.0 FIRST RELEASE
2.1 CORRECT OFF PAGE REFERENCES
ADD CURRENTS TO POWER FILTER PAGE

THE 82580 HAS 4 BASE-T INTERFACES AND 4 SERDES INTERFACES
CONNECTED TO 4 PCIE FUNCTIONS. EACH PCIE FUNCTION CAN BE
SWITCHED TO EITHER THE BASE-T INTERFACE OR THE SERDES INTERFACE.
THE SWITCH IS CONFIGURED WITH A STATIC EEPROM SETTING OR
DYNAMICALLY THROUGH A REGISTER SETTING.

PCIE NC-SI SMB JTAG




MDI 10BASE-T/100BASE-TX/1000BASE-T

THE MDI INTERFACE ON THE 82580 IS INTERNALLY TERMINATED.

EXTERNAL MDI TERMINATION IS NOT REQUIRED

THE SYSTEM SIDE CENTER TAP IS NOT
CONNECTED TO A VOLTAGE ON THE 82580.
THE MDI INTERFACE IS INTERNALLY BIASED




LED0->LINK UP IS LOW, LINK DOWN IS HIGH.
CONNECT LED0 TO CATHODE OF GREEN LINK/ACTIVITY LED


LED1->NORMALLY HIGH, BLINKS LOW FOR FILTERED ACTIVITY.
CONNECT LED1 TO ANODE OF LINK/ACTIVITY LED

LED2->IF LINKED AT 100BASE-TX THEN LOW
CONNECT LED2 TO CATHODE OF GREEN SPEED LED AND THE ANODE OF THE ORANGE SPEED LED.

```
LED3->IF LINKED AT 1000BASE-T THEN LOW
CONNECT LED3 TO CATHODE OF ORANGE SPEED LED AND THE ANODE OF THE GREEN SPEED LED.
```



HEATSINK



UNKNOWN

LAN ACCESS DIVISION
2111 N.E. 25th AVENUE
HILLSBORO, OR 97124

TITLE

82580 REFERENCE DESIGN

SIZE
 B

CODE


DOCUMENT NUMBER

322445-006EN


REV
2.1


DATE
2010-04-02

SHEET
4





SFP MODULES MAY NEED TO BE SHUT DOWN WHILE IN LOW POWER STATES
THESE FETS ALLOW SOFTWARE TO CONTROL THE SFP MODULE POWER.







SUPPORT CIRCUITS





THESE POWER SUPPLIES ARE EXAMPLES.
POWER SUPPLIES SHOULD BE OPTIMIZED
FOR EACH PLATFORM.





D



D



B

A

B

A

DOCUMENT NUMBER

REV
2.1

SHEET
12

D

C

D



C

B

A

A

SHEET
13

8

7

6

5

4

3

2

1

D



B

B

A

A

LAN ACCESS DIVISION
2111 N.E. 25th AVENUE
HILLSBORO, OR 97124

SIZE
B

CODE


DOCUMENT NUMBER

REV
2.1

DATE	2010-04-02
------	------------


SHEET
14

TPS73201 REGULATOR FOR 1.8V



15 - 1.8V REGULATOR

TPS40009 REGULATOR FOR 1.0V




16 - 1.0V REGULATOR

LAN ACCESS DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124	TITLE 82580 REFERENCE DESIGN	SIZE B	CODE	DOCUMENT NUMBER 322445-006EN	REV 2.1	DATE 2010-04-02	SHEET 16
---	---------------------------------	-----------	------	---------------------------------	------------	--------------------	-------------

NC-SI TEST INTERFACE

TEST INTERFACE IS NOT REQUIRED IN A NORMAL DESIGN
CONNECT NS-SI INTERFACE TO A MANAGEMENT CONTROLLER







D

C



TEST CONNECTORS SE



TEST INTERFACE IS NOT REQUIRED IN A NORMAL DESIGN

TEST CONNECTORS IO

TEST INTERFACE IS NOT REQUIRED IN A NORMAL DESIGN


The diagram illustrates the connection of test connectors to various I/O signals. The connectors are labeled J30, J31, J32, J37, J36, J38, J35, and J29. Each connector is shown as a 16-pin header. The signals connected to each pin are listed below:

- J30 CONN16:**
 - Pin 1: SDP_0_0 (7C4)
 - Pin 2: SDP_0_1 (7B4)
 - Pin 3: SDP_0_2 (7B4)
 - Pin 4: SDP_0_3 (7B4)
 - Pin 5: SDP_1_0 (7B4)
 - Pin 6: SDP_1_1 (7B4)
 - Pin 7: SDP_1_2 (7B4)
 - Pin 8: SDP_1_3 (7B4)
- J31 CONN16:**
 - Pin 1: SFP_RX_LOS_0 (7D6)
 - Pin 2: SFP_RX_LOS_1 (7D2)
 - Pin 3: SFP_RX_LOS_2 (7B6)
 - Pin 4: SFP_RX_LOS_3 (7B6)
- J32 CONN16:**
 - Pin 1: SDP_2_0 (7B4)
 - Pin 2: SDP_2_1 (7B4)
 - Pin 3: SDP_2_2 (7B4)
 - Pin 4: SDP_2_3 (7B4)
 - Pin 5: SDP_3_0 (7B4)
 - Pin 6: SDP_3_1 (7B4)
 - Pin 7: SDP_3_2 (7B4)
 - Pin 8: SDP_3_3 (7B4)
- J37 CONN16:**
 - Pin 1: SFP_SCL_0 (7D6)
 - Pin 2: SFP_SDA_0 (7B5)
 - Pin 3: SFP_SCL_1 (7D2)
 - Pin 4: SFP_SDA_1 (7B5)
 - Pin 5: SFP_SCL_2 (7B5)
 - Pin 6: SFP_SDA_2 (7A6)
 - Pin 7: SFP_SCL_3 (7B5)
 - Pin 8: SFP_SDA_3 (7A2)
- J36 CONN16:**
 - Pin 1: SMB_CLK (2B8)
 - Pin 2: SMB_DATA (2B8)
 - Pin 3: SMB_ALERT_N (2B7)
 - Pin 4: PE_WAKE_N (2C7)
 - Pin 5: LAN_PWR_GOOD (8B6)
 - Pin 6: MAIN_PWR_OK (8B6)
 - Pin 7: DEVICE_OFF_N (8C6)
- J38 CONN16:**
 - Pin 1: AUX_PWR (8C6)
 - Pin 2: TEST_ENABLE (8B5)
 - Pin 3: JTDO (2B5)
 - Pin 4: JTDI (2B5)
 - Pin 5: JRST (2B5)
 - Pin 6: JTMS (2B5)
 - Pin 7: JTCK (2B5)
- J35 CONN16:**
 - Pin 1: LAN0_DIS_N (8C6)
 - Pin 2: LAN1_DIS_N (8C6)
 - Pin 3: LAN2_DIS_N (8C6)
 - Pin 4: LAN3_DIS_N (8C6)
 - Pin 5: TP5 (8A4)
 - Pin 6: TP6 (8A4)
 - Pin 7: TP7 (8A4)
 - Pin 8: TP8 (8A4)
- J29 CONN16:**
 - Pin 1: NCSI_CLK_OUT (18B5)
 - Pin 2: NCSI_CLK_IN (18B4)
 - Pin 3: NCSI_TX_EN (17C3)
 - Pin 4: NCSI_TXD_0 (17C7)
 - Pin 5: NCSI_TXD_1 (17B7)
 - Pin 6: NCSI_CRS_DV (17B7)
 - Pin 7: NCSI_RXD_0 (17B7)
 - Pin 8: NCSI_RXD_1 (17B7)

J26: LAN_CLK_IN (1) - XTAL_CLK_IN (8C6). Resistor R124 (1/16W EMPTY 0603LF) connects pins 1 and 2.

J26 THLF: Connector terminal for LAN_CLK_IN.

[illegible]



U18

TVS_ARRAYX4

4D4

RJ_MDI_1_0_P

1

4D4

RJ_MDI_1_2_P

9

4D4

RJ_MDI_1_0_N

3

4D4

RJ_MDI_1_2_N

7

VCC/NC

NC1

NC2

NC3

NC4

NC5

CT/VSS

2

NC_TVS_1_0_1

4

NC_TVS_1_0_2

6

NC_TVS_1_0_3

8

NC_TVS_1_0_4

10

NC_TVS_1_0_5

11

SLP2626P10LF

EMPTY

NC_TVS_1_0_6

U19

TVS_ARRAYX4

4D4

RJ_MDI_1_1_P

1

4C4

RJ_MDI_1_3_P

9

4C4

RJ_MDI_1_1_N

3

4C4

RJ_MDI_1_3_N

7

VCC/NC

NC1

NC2

NC3

NC4

NC5

CT/VSS

2

NC_TVS_1_1_1

4

NC_TVS_1_1_2

6

NC_TVS_1_1_3

8

NC_TVS_1_1_4

10

NC_TVS_1_1_5

11

SLP2626P10LF

EMPTY

NC_TVS_1_1_6

U23

TVS_ARRAYX4

4B4

RJ_MDI_3_0_P

1

4A4

RJ_MDI_3_2_P

9

4B4

RJ_MDI_3_0_N

3

4A4

RJ_MDI_3_2_N

7

VCC/NC

NC1

NC2

NC3

NC4

NC5

CT/VSS

2

NC_TVS_3_0_1

4

NC_TVS_3_0_2

6

NC_TVS_3_0_3

8

NC_TVS_3_0_4

10

NC_TVS_3_0_5

11

SLP2626P10LF

EMPTY

NC_TVS_3_0_6

U24

TVS_ARRAYX4

4A4

RJ_MDI_3_1_P

1

4A4

RJ_MDI_3_3_N

9

4A4

RJ_MDI_3_1_N

3

4A4

RJ_MDI_3_3_P

7

VCC/NC

NC1

NC2

NC3

NC4

NC5

CT/VSS

2

NC_TVS_3_1_1

4

NC_TVS_3_1_2

6

NC_TVS_3_1_3

8

NC_TVS_3_1_4

10

NC_TVS_3_1_5

11

SLP2626P10LF

EMPTY

NC_TVS_3_1_6

THESE DIODES ARE NOT REQUIRED IN MOST DESIGNS.
THEY ARE ONLY REQUIRED IN DESIGNS
WITH HIGH RISK FOR TRIBOELECTRIC CHARGING
SOME MOBILE DESIGN MIGHT REQUIRE THESE DIODES.

UNKNOWN

LAN ACCESS DIVISION
2111 N.E. 25th AVENUE
HILLSBORO, OR 97124

TITLE82580 REFERENCE DESIGN

SIZEB

CODE

DOCUMENT NUMBER322445-006EN

REV2.1

DATE2010-04-02

SHEET21