REFERENCE DESIGN

PCIE SINGLE LANE 1000/100/10 BASE-T INTEL 82583V ETHERNET CONTROLLER

INTEL

LAN ACCESS DIVISION
2111 N.E. 25th AVENUE
HILLSBORO, OR 97124

82583V REFERENCE DESIGN

ZE COL


DOCUMENT NUMBER


1.0

DATE 04-17-2009


EET 1


7 6 5 4 3 2






PCIE X1 LANE EDGE CONNECTOR WITH 82583V'S CLOCKING, RX, TX AND RESET SIGNAL INTERFACE PCIE_3.3V_AUX 1 C89 10UF 6.3V 2 20% 0805LF PLACE THESE CAPS CLOSE TO EDGE CONNECTOR PCIE_3.3V_MAIN 1 C86 _ C88 10UF 6.3V 20% 0805LF 10UF 6.3V 2 20% 0805LF I73 FCONN36_PCI_EXPRESSX1 PRSNT1A_N
12V3
12V4
A3 JTAG2 JTAG3 ___SMDAT JTAG4 JTAG5 LOOP THROUGH AT EDGE CONNNECTOR 3_3V2 3_3V3 PERST* B10 3_3VAUX B11 WAKE_N PCIE DIFFERENTIAL 5D1> IN PAIRS CAN BE POLARITY (PN) GND36 SWAPPED TO OPTIMIZE ROUTING B13 GND3 B14 PETP[0] B15 PETN[0] B16 GND4 B17 PRSNT2_N GND5 REFCLKP REFCLKN GND37 PERP[0] PERN[0] A17 GND38 A18 PCIE DIFFERENTIAL PAIRS CAN BE POLARITY(PN) SWAPPED TO OPTIMIZE ROUTING PCIE DIFFERENTIAL PAIRS CAN BE POLARITY (PN) SWAPPED TO OPTIMIZE ROUTING ROUTE PE T SIGNALS AS DIFFERENTIAL PAIRS ROUTE PECLK SIGNALS AS DIFFERENTIAL PAIRS ON BOTH SIDES OF CAPACITORS PER PCIE SPECIFICATION PER PCIE SPECIFICATION -----C46 ROUTE PE_R SIGNALS 0.1UF 10V 10% X5R AS DIFFERENTIAL PAIRS E15359-001 PER PCIE SPECIFICATION 82583V 0402LF r 0402LF 82583V'S CLOCKING, RECIEVE, TRANSMIT AND RESET SIGNAL INTERFACE ---> 0.1UF 10V 10% PECLKp PECLKn C50 IC LCCLF PLACE THESE CAPACITORS CLOSE TO PE T SIGNALS OF DEVICE INTEL LAN ACCESS DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124 SIZE DOCUMENT NUMBER 82583V REFERENCE DESIGN 1.0 04-17-2009 4







JUMPER TABLE

SET_JUMPERS_AS_LISTED_BELOW_TO_GENERATE DESIRED CONFIGURATION

Jumper Number	Function	To Use Bench supplies	To Use Fully External LDO Supplies	To Use 2 External Power Transistors	To Use 1 External and 1 Internal Power Transistor		
J1, 2 pin	PCIE_3.3V_MAIN	<u></u>	1-2	1-2	1-2		
J2, 2 pin	PCIE_3.3V_AUX		1-2	1-2	1-2		
J3, 3 pin	3.3V Charge Pump OR 3.3V Buck/Boost		1-2 (Select Charge Pump)	2-3 (Select Buck/Boost)	2-3 (Select Buck/Boost)		
J4, 3 pin	LED EEPROM FLASH POWER	1-2 (Select LAN_3.3V)	2-3 (Select 3 3V OR)	2-3 (Select 3_3V_OR)	2-3 (Select 3_3V_OR)		
J5	PCIe Connector				V 1		
J6, 2 pin	TEST EN	[5]			[72		
J7, 5 pin	JTAG						
J8, 3 pin	CHARGE PUMP ENABLE	2-3 (Select GND)	1-2 (Select HIGH)	2-3 (Select GND)	2-3 (Select GND)		
J9, 2 pin	3.3V CHARGE PUMP OUT	T	1-2	3. 4. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3.			
J10, 2 pin	1.9V LDO OUT	-	1-2	19 5 3	10 .		
J11, 2 pin	1.05V LDO OUT	î - :	1-2	: } -) 115		
J12, 3 pin	BUCK/BOOST ENABLE	2-3 (Select GND)	2-3 (Select GND)	1-2 (Select HIGH)	1-2 (Select HIGH)		
J13, 2 pin	BUCK/BOOST OUT		7.27	1-2	1-2		
J14, 2 pin	1.05V PNP OUT		71-20 71-20	1-2	[/2		
J15, 2 pin	1.05V PNP IN		(<u>.</u>	1-2	Da. L.		
J16, 2 pin	1.9V PNP OUT	<u>+</u>	1 - 1	1-2	1-2		
J17, 2 pin	1.9V PNP IN	=	7. 	1-2	1-2		
J18, 2 pin	CTRL10			1-2	\$ <u> </u>		
J19, 2 pin	CTRL19	95. .		1-2	1-2		
J20, 2 pin	DIS_REG10	1-2	1-2	1-2			
J21, 3 pin	NVMT	1-2=EEPROM 2-3=FLASH	1-2=EEPROM 2-3=FLASH	1-2=EEPROM 2-3=FLASH	1-2=EEPROM 2-3=FLASH		
J22, 2 pin	DEV_OFF_N	[=	. . .]\ .		
J23, 2 pin	ATEST	<u>+</u> :) ±		
J24, 2 pin	VDD1p9	-			16 .		
J25, 4 pin	3.3V Bench Feed	3.3V Bench Feed		1915:	SOF.		
J26, 4 pin	1.9V Bench Feed	1.9V Bench Feed	72	643 -	(72 3		
J27, 4 pin	1.05V Bench Feed	1.05V Bench Feed	141	342][1 <u>2</u>		
J28, 3 pin	Center Tap Feed						
J29, 6 pin	NVM Chip Select	1-3, 2-4=EEPROM 3-5, 4-6=FLASH	1-3, 2-4=EEPROM 3-5, 4-6=FLASH	1-3, 2-4=EEPROM 3-5, 4-6=FLASH	1-3, 2-4=EEPROM 3-5, 4-6=FLASH		

INTEL

LAN ACCESS DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124	TITLE	82583V REFERENCE	SIZE	CODE	DOCUMENT NUMBER	REV 1.0	DATE 04-17-2009	SHEET 8	

