

# Zhihao Zhou

+31(0)651655432 @ zzh2616@hotmail.com  
in linkedin.com/in/zhihao-zhou-cn1992  
Burgwal 21, 2611 GE, Delft, the Netherlands  
Born on **Mar. 10, 1992** in **Shandong, China**

## Education

Nov. 2017 | **M.Sc. in Electrical Engineering**  
**Delft University of Technology, Delft, the Netherlands**  
Major in Microelectronics, graduate with honor (Cum Laude)



Jun. 2014 | **B.Eng. in Electronic Science and Engineering**  
**Southeast University, Nanjing, China**  
GPA : 88/100



## Internship

Sept. 2017 | **Master Thesis Intern, imec, Eindhoven, the Netherlands**

Aug. 2016

- Title : a digital-intensive wakeup timer based on an RC frequency-locked loop for Internet of Things (IoT) applications
- Proposed a novel ultra-low-power oscillator architecture to fully exploit the small area and low supply voltage advantages in advanced CMOS processes
- System-level modeling with MATLAB to estimate stabilities of the oscillator w.r.t. temperature, supply and noise
- Transistor-level implementation in Cadence and tape-out in TSMC 40-nm CMOS
- Measurements show the oscillator has the lowest supply voltage, the highest energy efficiency, and comparable stabilities w.r.t. the state-of-the-art

Analog/Mixed-Signal Ultra-Low Power Oscillator MATLAB Low Noise Cadence Layout Measurement Git



Aug. 2015

June 2015

**Intern, Changzhou Research Institute of Zhejiang University, Jiangsu, China**

- Explored control algorithms in smart car systems
- Adapted the Kalman Filter into the navigation system of the car using data from multiple sensors, e.g., gyroscope and accelerometer
- Collaborated with other colleagues in the PCB design of the hardware

Control System Embedded System MATLAB PCB Team Collaboration



## </> Project Experience

June 2016

May. 2016

**All Digital Phase-Locked Loop (ADPLL)**

- Course project of Digital RF
- Learned knowledge about digital RF and frequency synthesis
- Built a time-domain model of the ADPLL based on its phase operation
- System-level design with the model for behavior-level noise simulation in using MATLAB

Digital RF ADPLL Frequency Synthesis Modeling MATLAB

May. 2016

Apr. 2016

**Transistor Fabrication**

- Course project of IC-technology lab.
- Learned basic CMOS fabrication steps and their physical mechanisms with a 1- $\mu$ m Bi-CMOS process in Else Kooi Lab at Delft University of Technology
- Simulation and hands-on operation of the fabrication of MOS transistors in a clean room
- Lab measurement of the fabricated transistors using a microscope and a probe station

CMOS process Simulation Fabrication Clean Room Measurement

Mar. 2016

Feb. 2016



**Audio Amplifier Design**

- Course project of Analog CMOS Design
- Designed a class-AB amplifier architecture to handle a low-ohmic load with a rail-to-rail swing
- Implemented the amplifier using LTspice in 0.18- $\mu$ m CMOS, and it achieved a high SNR, a high SFDR, and a low IM3
- Optimized the gain and phase margins of the amplifier to achieve a stable operation within the given bandwidth

Analog Design Amplifier Design Low Noise Stability Margins LTspice

Jan. 2016 Dec. 2015	<b>Time-to-Digital Converter (TDC)</b> <ul style="list-style-type: none"> <li>Course Project of Digital IC Design</li> <li>Designed a 10-bit TDC with a 4-bit delay line and a counter to save area and power</li> <li>Implemented the TDC using Cadence in UMC 90-nm CMOS, and it achieved a worst-case 27-ps resolution with both DNL and INL smaller than 1 at every process corner</li> <li>Optimized the area of the TDC in the layout</li> </ul> Mixed-Signal Design TDC Corner Simulation Layout Cadence
Dec. 2015 Nov. 2015	<b>Low-Noise Amplifier (LNA)</b> <ul style="list-style-type: none"> <li>Course project of Microwave Circuit Design</li> <li>Learned impedance matching, stability, and noise figure in microwave/RF designs</li> <li>Designed a CMOS LNA with an inductive degeneration for simultaneous input noise and impedance matching using ADS</li> <li>Designed the corresponding output matching network of the LNA to achieve stability</li> </ul> Microwave/RF Design LNA Matching Network Stability ADS
May. 2014 Mar. 2013	<b>Micro-Electro-Mechanical System (MEMS) Magnetic Sensor</b> <ul style="list-style-type: none"> <li>Student research project at Ministry of Education Key Lab. of MEMS, funded by National Science Foundation of China (No. 61201032)</li> <li>Designed a two-dimensional MEMS magnetic sensor in collaboration with other students using ANSYS</li> <li>Simulation and optimization of the sensor under various electrical and magnetic (EM) conditions and at process corners</li> <li>Resulted in two patent applications</li> </ul> MEMS Sensor Team Collaboration Modeling Simulation ANSYS



## Extracurricular Activity

Aug. 2013 July 2013	<b>Trainee, Xilinx Summer School, Nanjing, China</b> <ul style="list-style-type: none"> <li>Innovation training program organized by Xilinx in Southeast University</li> <li>Learned industrial project development and management skills</li> <li>Conducted a smart car project using a FPGA/ARM platform in collaboration with other trainees</li> </ul> Project Development Project Management Team Building Verilog-HDL C FPGA ARM	
June 2012 June 2011	<b>Member, Red Cross Society of Southeast University, Nanjing, China</b> <ul style="list-style-type: none"> <li>Responsible for advertising organization events by making posters, flyers, etc.</li> <li>Planned and organized volunteer activities, and received a considerable amount of positive feedback</li> </ul> Volunteer Work Time Management Communication Skills Coordination Capabilities	

## Professional Skills

<b>Development Tools :</b>	Cadence, LTspice, ADS, Vivado, Quartus II, Altium Designer, ANSYS, Git
<b>Programming Languages :</b>	Verilog-HDL, VHDL, C/C++, MATLAB, Python
<b>Operating Systems :</b>	Windows, Linux, macOS
<b>Miscellaneous :</b>	Team Collaboration, $\LaTeX$ , Microsoft Office, Computer Maintenance

## Language

Mandarin		English	
Dutch			

## Awards

2013	Scholarship of Suzhou Industrial Park	2%
2013	2 <sup>nd</sup> Prize in 12 <sup>th</sup> Structure Innovation Competition	5%
2013	Meritorious Winner in 7 <sup>th</sup> Freescale Smart Car Competition	10%
2012	Outstanding Student of Southeast University	1%