
Problem Set 4: Timing, SystemVerilog

Problem Set due May 6, 2023 10:37 PDT Completed

Consider the following component delays

Cell	Propagation Delay (ps)	Contamination Delay (ps)	Setup Time (ps)	Hold Time (ps)
NOT	6	4		
NAND (2-input)	8	6		
NOR (2-input)	10	8		
NAND (3-input)	10	8		
NOR (3-input)	12	10		
Flop	20	15	10	5

and the circuit below, in which registers are added to the circuit you analyzed in Problem Set 3.



Cycle Time

1/1 point (graded)

What is the minimum clock cycle time of this circuit, in the absence of clock skew? Express your answer in picoseconds.



Clock Frequency

1/1 point (graded)

What is the maximum clock frequency? Express your answer in GHz.



Hold Time

1/1 point (graded)

How much clock skew could this circuit endure before possibly violating the hold time? Express your answer in picoseconds.



Problem Set due May 6, 2023 10:37 PDT Completed

Synchronizers

1/1 point (graded)

A synchronizer is built from a pair of flip-flops. The flip-flops have a setup time of 50 ps, T0 of 20 ps, and tau of 30 ps. The synchronizer samples an asynchronous input that changes 100 million times per second. What is the minimum clock period of the synchronizer to achieve a mean time betwen failures (MTBF) of 100 years? Express your answer in ns.



Consider the following possible SystemVerilog descriptions of a 2:4 Decoder.

```
module dec2to4a(input logic [1:0] a,
               output logic [3:0] y);
  assign y[3] = a[1] & a[0];
  assign y[2] = a[1] & ~a[0];
  assign y[1] = -a[1] & a[0];
  assign y[0] = \sim a[1] & \sim a[0];
endmodule
module dec2to4b(input logic [1:0] a,
              output logic [3:0] y);
  logic [1:0] ab;
  not gn1(ab[1], a[1]);
  not gn0(ab[0], a[0]);
  and ga3(y[3], a[1], a[0]);
  and ga2(y[2], a[1], ab[0]);
  and ga1(y[1], ab[1], a[0]);
  and ga0(y[0], ab[1], ab[0]);
endmodule
module dec2to4c(input logic [1:0] a,
               output logic [3:0] y);
 always_comb
   case(a)
     2'b00: y = 4'b0001;
     2'b01: y = 4'b0010;
     2'b10: y = 4'b0100;
     2'b11: y = 4'b1000;
    endcase
endmodule
module dec2to4d(input logic [1:0] a,
               output logic [3:0] y);
  always comb
   begin
      y = 4'b0;
      y[a] = 1;
    end
endmodule
module dec2to4e(input logic [1:0] a,
              output logic [3:0] y);
  always_comb
   if (a == 2'b00) y = 4'b0001;
   else if (a == 2'b01) y = 4'b0010;
    else if (a == 2'b10) y = 4'b0100;
                      y = 4'b1000;
endmodule
```

Correctness	
1/1 point (graded)	
Which of these descriptions are logically correct? Check all that apply.	
✓ dec2to4a	
✓ dec2to4b	
✓ dec2to4c	
✓ dec2to4d	
✓ dec2to4e	
Submit Try again (1 attempt remaining) (1)	Show answer
Style 1/1 point (graded) Which of the descriptions above would be the best idiom for a 2:4 decoder?	
(a) because it is easiest to understand the function of a block from its Boolean equations	
(b) because structural Verilog is more readable than behavioral Verilog	
(c) or (d) because it is easiest to understand the function of a block from its truth table in (c), v concise and scales well to larger decoders	vhile (d) is
(e) because expressing a truth table with if statements is clearer and more concise than using statements	case
✓	
Submit Try again (1 attempt remaining) (1)	Show answer

Consider the following SystemVerilog module and possible implementations.

HDL Synthesis

1/1 point (graded)

(a)

Which hardware schematic is implied by the code above? Simplify as much as possible.

(b)	
○ (c)	
onone of the above	
✓	
Submit Try again (1 attempt remaining) 1	ow answer
HDL Idioms	
1/1 point (graded)	
Which is the name of the building block implied by the "exercise" module above?	
O Decoder	
○ Multiplexer	
Priority Encoder	
Gray Code Counter	
Level to Pulse Converter	
○ Finite State Machine	
✓	
Submit Try again (1 attempt remaining) 6	ow answer