Chapter 5: Building Blocks / Introduction

Lecture Practice due Apr 29, 2023 10:37 PDT Completed

Structural and Behavioral Verilog

1/1 point (graded)

Describing a circuit in SystemVerilog by instantiating submodules is an example of

Structural modeling	
Behavioral modeling	
O Isomorphic modeling	
O Dialectic modeling	
Fashion modeling	
•	
Submit Try again (1 attempt remaining) 6	Show answer
Lecture Practice due Apr 29, 2023 10:37 PDT Completed Consider the following K-maps.	
ST AB Co 00 01 11 10 Co 0 0 1 0 0 1 1 0 f 0 1 1 1 1 1 1 0 0 1	
S3 AB	
Full Adder Sum Logic 1/1 point (graded)	
Which K-map describes the S output of a full adder?	
○ s1	
○ S2	
○ S3	

Show answer

onone of the above

Lecture Practice due Apr 29, 2023 10:37 PDT Completed

Ripple Carry Adder Delay

1/1 point (graded)

Consider the propagation delay of an N-bit ripple carry adder computing Y = A + B. The ripple carry adder has no carry in or carry out terminals (although there are internal carries, of course). Instead of using the worst case delay of each full adder, let us consider the delays from particular inputs to particular outputs. Let each full adder have the following delays:

ABC_C: Delay from any input (A, B, or Cin) to Cout;
AB_S: Delay from A or B input to S;
C_S: Delay from Cin input to S.

(As should be intuitive, assume that each of these delays is roughly the same length; no one is many times larger than another)

Choose the proper expression for the propagation delay of the ripple carry adder.

N*max(ABC_C, AB_S, C_S)	
(N-1)ABC_C+C_S	
○ (N-1)ABC_C+AB_S	
O N*ABC_C	
○ N*AB_S	
O N(AB_S+ABC_C)	
✓	
Submit Try again (1 attempt remaining) 6	Hint Show answer

Propagate

1/1 point (graded)

A column in an adder propagates a carry if

either input is true	
oboth inputs are true	
oneither input is true	
onne of the above	
✓	
Submit You have used 1 of 2 attempts	Save Show answer
Generate	
/1 point (graded)	
a column in an adder generates a carry if	
either input is true	
both inputs are true	
neither input is true	
onne of the above	
•	
Submit You have used 1 of 2 attempts	Save Show answer
Propagate and Generate	
/1 point (graded)	
he main reason carry-lookahead adders compute block propagate and generate signals	is:
to reduce power consumption by only having a fraction as many cells	
to speed up the adder by quickly computing the carry out of a block as soon as the available, without waiting for the carry to ripple through every full adder in the block.	
to confuse innocent students in digital design courses	
✓	
Submit You have used 1 of 2 attempts	Save Show answer
Block Propagate	
/1 point (graded)	
block propagates a carry if	
at least one bit in the block propagates	
every bit in the block propagates	
the most significant bit propagates, or the most significant bit generates and the nest bit propagates, and so forth.	kt most significant
•	
Submit You have used 1 of 2 attempts	Save Show answer

1/1 point (graded) A block generates a carry if at least one bit in the block generates every bit in the block generates the most significant bit generates, or the most significant bit propagates and the next most significant bit generates, and so forth.

Block Generate

Prefix Adders

1/1 point (graded)

Prefix	adders:	

can add numbers in time that	scales with the logarithm of the number of bits
are best suited to adding rela	ively large numbers
use fewer gates than any oth	er kind of adder
use less power than ripple ca	ry adders
illustrate a technique that car all of the previous inputs	apply to accelerating any other problem in which each output depends on
Submit You have used 1 of 2 atte	mpts Save Show answer
Prefix Adder Structure	
1/1 point (graded)	
An N-bit prefix adder is composed	of
N full adders cascaded such	hat the carry out of each column is the carry into the next column
the generate and propagate f	generate and propagate for each column, then a larger cell to compute or each block, then AND/OR gates to ripple the carry across blocks, then apute the sums for a block based on the carry into each block
	generate and propagate for each column, then log_2 N levels of gates to ropagates to compute the carry out of each column, then one level of XOR en the carry in.
	propagate for each column based on the generate signal, then log_2 N ropagate signals for each prefix group, then one level of AND gates to le group prefixes.
Submit You have used 1 of 2 atte	Save Show answer
You have used 1 of 2 atte	mpts Snow answer


Lecture Practice due Jul 8, 2023 11:05 PDT Completed

You have used 1 of 2 attempts

Subtraction

1/1 point (graded)

Check all true statements:



When the operation is addition or subtraction and the carry out of the adder is 1

V Flag
1/1 point (graded)
When is the ALU V flag asserted?
When the most significant bit of the result is 1.
When all the bits of the result are 0.
When the operation is addition, the two inputs have the same sign, and the output has the opposite sign OR when the operation is subtraction, the two inputs have opposite signs, and the output has the opposite sign of the first input.
When the operation is addition or subtraction and the carry out of the adder is 1.
✓
Submit You have used 1 of 2 attempts Save Show answer

Lecture Practice due Jul 8, 2023 11:05 PDT Completed


Shifters

1/1 point (graded)

E Keyboard Help

PROBLEM

Drag each shift operation to its answer.



Reset

FEEDBACK

i Good work! You can do binary shifts.

Multiplication and Division with Shifts

1/1 point (graded)

An arithmetic right shift by 3 is equivalent to





Submit

You have used 1 of 2 attempts


Save Show answer

Multiplication

1/1 point (graded)

Multiply the unsigned 4-bit binary numbers 0101 × 1001. Express your result as an 8-bit binary number.





Scan Chain

1/1 point (graded)

Suppose you have a system with thousands of flip-flops and lots of combinational logic. You'd like to be able to test the system by loading the flip-flops with desired bit patterns, running for a clock cycle, and reading out the contents of the flip-flops. However, you don't have thousands of pins available to directly observe and control each flip-flop. This is a good application for:

● shift registers
○ comparators ○ ROMs ○ dongles and widgets ✓
○ ROMs ○ dongles and widgets ✓
~
Submit You have used 1 of 2 attempts Save Show answer
Submit You have used 1 of 2 attempts Save Show answer
Memory capacity Completed
1/1 point (graded)
You need a memory that will hold 512 64-bit words. How many bits should the address input be?
9
9
Submit You have used 1 of 2 attempts Save Show answer
Lecture Practice due Jul 8, 2023 11:05 PDT Completed
1/1 point (graded)
Check all that apply
SRAM holds its value as long as power is applied, while DRAM periodically needs to be refreshed to avoid losing its contents
SRAM will retain its value even after power is turned off
☑ DRAM is cheaper than SRAM because it only needs one transistor and one capacitor for each bit stored.
Most memory in a computer or phone is DRAM because of cost
Submit You have used 1 of 2 attempts Save Show answ


Logic with Lookup Tables

1/1 point (graded)

Submit

You have used 1 of 2 attempts

Consider a ROM implementing X = ABCD, Y = A+B+C+D (+ meaning OR), and Z = A ^ B. The ROM has:



Hint Save Show answer