Problem Set 9:

Problem Set due Jul 31, 2023 20:06 PDT Completed				
Stuck-At Fault				
1/1 point (graded)				
Suppose the RegWrite signal in a single-cycle RISC-V processor has a stuck-at-1 fault (i.e., the signal is always 1). Which instructions would malfunction? Check all that apply.				
R-type instructions				
addi				
☑ beq				
□ lw				
✓ sw				
ial jal				
✓				
Submit You have used 1 of 2 attempts Save Show answer				

Table 7.7 Delay of circuit elements

Element	Parameter	Delay (ps
Register clk-to-Q	t_{peq}	40
Register setup	Long	50
Multiplexer	t_{mery}	30
AND-OR gate	fano os	20
ALU	f_{ALU}	120
Deceder (control unit)	Paic	2.5
Extend unit	I _{m1}	3.5
Memory read	f_{avance}	200
Register file read	Patricial	100
Register file setup	Istoria	60

Component Optimization

1/1 point (graded)

Submit

You have used 1 of 2 attempts

Alyssa P. Hacker is a crack circuit designer. She offers to speed up one of the functional units in Table 7.7 by 50% (i.e., cut the delay in half) to improve the overall performance of the single-cycle processor. Which unit should she optimize to get the greatest performance benefit?

O Flip-flop	
O Multiplexer	
O ALU	
Memory	
Register File	
✓	
Submit You have used 1 of 2 attempts Save	Show answer
Performance	
1/1 point (graded)	
By what percentage will the execution time decrease? Express your answer as an integer without to sign (e.g. write 14% as 14).	ne percent
27	
27	

Save Show answer

Problem Set due Jul 31, 2023 20:06 PDT Completed

Modify the single-cycle RSIC-V processor to add support for the **sII** instruction. Keep your changes as simple as possible.

Use these hyperlinks to download the single-cycle processor Verilog from the textbook (riscvsingle.sv), the assembly language test program (riscvtest.sv) and the machine language test program (riscvtest.txt).

Also download a modified test program (riscvtest_sll.s) that add a test of the sll instruction.

Changed Modules 1/1 point (graded) Which modules require substantive changes (not just signals passing through)? □ adder ☑ alu ☑ aludec □ dmem □ immext □ regfile ✓ Submit You have used 1 of 2 attempts Save Show answer

Machine Language

1.0/1.0 point (graded)

Create a riscvtest_sll.txt machine language program for your testbench. It should be identical to the riscvtest.txt program except it adds the sll instruction. Refer to the riscvtest_sll.s assembly language program to see the new instruction (sll x2, x2, x4). Translate this instruction into machine language and add it to the appropriate location in the riscvtest_sll.txt file. What is the machine language instruction? Express your answer as an 8-digit hexadecimal number with no leading 0x (e.g. FF718393).



Hash

3.0/3.0 points (graded)

Edit the riscvsingle.sv file below to make your changes. When you run it on riscvtest.txt, you should get a hash of AB63135B if you haven't broken anything. Edit the imem module to \$readmemh the riscvtest_sll.txt test code that adds tests for this instruction. Edit the testbench to check for the new expected answer (instead of 25). Run the testbench and debug your design. Report the hash below, as an 8-digit hexadecimal number with no leading 0x (e.g. AB63135B).

