
Problem Set 10:

Problem Set due Jul 31, 2023 20:06 PDT Completed

Consider implementing the $l \mathbf{u} i$ instruction on the multicycle processor.



lui

1/1 point (graded)

What are necessary elements of the simplest (and lowest-cost) implementation of lui? Check all that apply.

Modify the sign extender to support a fifth mode in which the 20-bit immediate is placed in the upper 20 bits and zeros are placed in the bottom 12 bits.
Add a third bit to the ImmSrc signal to support the sign extender mode.
Add a shifter to the ALU
Add a constant 12 as a fourth input to the ALUSrcB multiplexer to shift the immediate left by 12
Add ImmExt as a fourth input to the Result multiplexer.
Add a multiplier to multiply the 20-bit immediate by 2^12 to put it in the upper 20 bits.
Add a second port to the data memory to read the immediate.
You must cut down the mightiest tree in the forest with a herring.

Main FSM

You have used 1 of 2 attempts

1/1 point (graded)

Suppose you implement lui using the method from the previous part (click Show Answer if necessary). How many additional states must you add to the main FSM?

Save Show answer



1/1 point (graded)		
Which of the following signals {RegWrite, MemWrite, IRWrite} should be asserted in the first the main FSM for lui?	new sta	te added in
○ {0, 0, 0}		
○ {0, 0, 1}		
○ {0, 1, 0}		
○ {0, 1, 1}		
● {1, 0, 0}		
○ {1, 0, 1}		
○ {1, 1, 0}		
○ {1, 1, 1}		
~		
Submit You have used 1 of 2 attempts	Save	Show answer

Control Signals

Problem Set due Jul 31, 2023 20:06 PDT Completed Golliath Corporation claims to have a patent on a three-ported register file. Rather than fighting Goliath in court, you propose to design a new register file with only two ports. Port 1 can be read or written, and port 2 is read-only. Redesign the multicycle data path and controller to use your new register file. Register File Signals 1/1 point (graded) Which signals are part of the new 2-ported register file? Check all that apply. The numbers on each signal indicate the port with which they are associated. ✓ A1 ✓ A2 ___ A3 ✓ RD1 ▼ RD2 ✓ WD1 WD3 ✓ WE1 WE3 ✓ clk Submit You have used 1 of 2 attempts Save Show answer **Datapath Change** 1/1 point (graded) What other modifications are necessary to integrate the new register file into the datapath? Check all that apply.

add a multiplexer to choose A1 from either the Rs1 or Rd field of the instruction.
add a multiplexer to choose A1 from either the Rs1 or Rs2 field of the instruction
add a multiplexer to choose A2 from either the Rs1 or Rs2 field of the instruction
add a second port to the memory to make up for the missing register file port
add a multiplexer to choose WD1 from either Result during writes or 0 during reads.
✓

Mux Control

1/1 point (graded)

What is the simplest way to control the address multiplexer that was added to the datapath in the question above?



Performance

1/1 point (graded)

Suppose the dual-ported register file has 30% lower delay and setup time because it has fewer ports. How long will your improved multicycle processor take to execute the 100-billion instruction program from Example 7.8 (and the lecture slides)? Express your answer in seconds.



Problem Set due Jul 31, 2023 20:06 PDT Completed

The pipelined RISC-V processor (including hazard unit) is running the following code snippet.

```
addi s1, zero, 42
addi s0, s1, -5
lw =3, 7(=0)
sw s4, 66(s1)
or s2, s0, s3
```

Sketch a cartoon like the one from the textbook and lecture slides showing which is happening in the pipeline on each cycle, and where forwarding and stalls take place.

Pipeline Stalls

1/1 point (graded)

Does the processor have any stalls while executing this code?





Submit You have used 1 of 1 attempt

Show answer

Forwarding

1/1 point (graded)

What forwarding occurs while the pipelined processor runs this code? Check all that apply.

s1 is forwarded from the first addi to the second addi in cycle 3

s1 is forwarded from the first addi to the second addi in cycle 4

so is forwarded from the second addi to lw

s1 is forwarded from the first addi to sw

3 is forwarded from lw to or



Submit

You have used 1 of 2 attempts

Save Show answer

The pipelined RISC-V processor (including hazard unit) is running the following code snippet.

```
add s0, s4, s5
sub s0, s0, s2
lw s1, 60(s0)
and s2, s1, s0
```

Sketch a cartoon like the one from the textbook and lecture slides showing which is happening in the pipeline on each cycle, and where forwarding and stalls take place.

Save Show answer

Execution Cycles

1/1 point (graded)

If the add instruction is fetched on cycle 1, in which cycle is s2 written?

