Transient Execution Emulator

Meltdown and Spectre Behind the Scenes

Felix Betke, Lennart Hein, Melina Hoffmann, Jan-Niklas Sohn 2022-04-01

Rheinische Friedrich-Wilhelms-Universität Bonn



Structure

- Topic
- Background
- Our task
- Our approach
- Implementation
- Demo
- Conclusion

Topic

- Lab builds on SCA lecture
- Meltdown and Spectre mostly patched
- Difficult to experiment with
 - Personal computer often times not usable
- Goal: Vulnerable CPU Emulator that runs on many systems
 - Should offer a gdb-like interface

Background

CPU

- Frontend:
 - Fetches/Decodes instructions, maintains queue
 - Branch prediction
- Execution Engine:
 - Multiple sets of execution units
- Memory Subsystem:
 - Handles memory operations
 - Maintains L1 cache
 - Ensures data is loaded from other caches/memory

Out-of-order execution

- Independent instruction streams
- Tomasulo algorithm:
 - Reservation stations
 - Common Data Bus
- Rollbacks

Speculative execution

- Predict results of branch instructions
- Prevent stalls
- BPU maintains counters
- Rollbacks

Meltdown

- Abuses out-of-order execution
- Meltdown-US-L1:
 - Define oracle array
 - Perform illegal read to steal secret
 - Embded secret-dependent oracle entry into cache
 - Await rollback and measure oracle access times
- Small time window

Spectre

- Abuses speculative execution
- Different variations. Here: prediction of branch instrs.
- Spectre v1: Deliberately train BPU used by victim process
- Make victim leak secret into cache
- Direct consequence of speculative execution

Mitigations: Meltdown

- Disable out-of-order execution
- Intel's microcode mitigation
 - Microprograms
- OS mitigations

Mitigations: Spectre

- Disable speculative execution:
 - Completely disable
 - fence instructions
- Flush entire cache after rollback

Our task


- Develop graphical CPU emulator vulnerable to:
 - Our version of Meltdown-US-L1
 - Spectre v1
- Must support single step, out-of-order, and speculative execution
- Implement Intel's microcode mitigation
- Other mitigations via microprograms
- Target audience: SCA students
 - Or anyone with basic knowledge of TE attacks

Our approach

How we started

- Must-haves, nice-to-haves, future work
- At time of Meltdown/Spectre publication: Skylake
- Filter components needed for our Meltdown/Spectre versions
- Build simplified CPU

Our version




Implementation of our emulator

Implementation of our emulator

- overview over our whole emulator
- out-of-order execution
- speculative execution
- fault handling and rollbacks


CPU class



Parser

- assembler style source code
- arithmetic, branch and memory instructions, fence, rtdsc
- provides an instruction list
- only one type of instructions

CPU components



Out-of-order execution

- Execution Engine
- Tomasulos algorithm
 - unified reservation station
 - instructions wait for their operands
 - keeping track of operands and results

Issuing instructions

- resolve operands and target register
- two kinds of register values: Word and SlotID
- register state always reflects in-order register state with SlotIDs as placeholders

Example Reservation Station

```
---[ Reservation Stations ]----
addi
                             0×0003
     r1, r0, 0x3
                    0×0000
slli r2, r1, 0x8
                    0×0003
                             0×0008
addi r2, r2, 0x42
                    RS 001
                            0×0042
                                     SW Γ2, Γ0, 0x4
                    RS 002
                            0×0000
lb
     r4. r0. 0x5
                             0×0005
                    0×0000
```

Issuing instructions

- resolve operands and target register
- two kinds of register values: Word and SlotID
- register state always reflects in-order register state with SlotIDs as placeholders

Common Data Bus (CDB)

- execute instructions in reservation station
- broadcast the result over the CDB
 - registers
 - reservation station slots
 - at most once per cycle

Speculative execution

- predict outcome of branch instructions
- resume execution based on this prediction
- two central components
 - branch prediction unit (BPU)
 - CPU frontend with instruction queue

Branch Prediction Unit (BPU)

- simplified version
- array of predictions
- 2-bit-saturating counter to handle predictions

CPU frontend with instruction queue

- interface btw. instruction list and execution unit
- especially wrt speculative execution
- manages instruction queue

```
-[ Program ]--
                             -[ Oueue ]--
                                                        -[ Reservation Stations ]--
                               г4, г0, 8
                                                     subi r4, r4, 0x1
                       ▶ beq
                                                                         RS 006
                                                                                  0×0001
                                                                                           8 subi r4, r4, 0x1
                               Γ4, Γ4, 0x1
                                                           г4, г0, 8
                                                                         0×0002
                                                                                  0×0000
9 beg r4, r0, 8
                               г4, г0, 8
                                                          Γ4, Γ4, 0×1
                                                                         0×0002
                                                                                  0×0001
10 rdtsc r0
                               Γ4, Γ4, 0×1
                                                           г4, г0, 8
                                                                         RS 002
                                                                                  0×0000
                               г4. г0. 8
                                                     subi r4, r4, 0x1
                                                                         RS 002
                                                                                  0×0001
                                                          г4, г0, 8
                                                                         RS 004
                                                                                  0×0000
                                                     subi r4, r4, 0x1
                                                                         RS 004
                                                                                  0×0001
                                                           г4, г0, 8
                                                                                  0 \times 0000
                                                                         RS 006
```

Faults and Rollbacks

- microarchitectural fault situation that has to be handled bevore we can resume our execution
 - mispredicted branches
 - attempt to access inaccessible memory
- have to handle the effects of transient execution

Rollback

- only rollback the register state and the memory contents
- no rollback in Cache and BPU
- restore register state via snapshots
- prevent memory rollbacks by executing stores in-order
- handle faults in program order

Rollback after mispredicted branch

```
-[ Program ]-----
                          -[ Oueue ]-----[ Reservation Stations ]---
0 addi r1, r0, 0x3
                       rdtsc r0 →
1 slli r2, r1, 0x8
2 addi r2, r2, 0x42
3 sw r2, r0, 0x4
4 lb r4, r0, 0x5
5 addi r3, r0, 0x83e8
6 lb r3, r3, 0x1
8 subi r4, r4, 0x1
9 beq r4, r0, 8
10 rdtsc r0
 tction error at 9: beg r4, r0, 8 (predicted branch taken)
```

Thank you for your attention

Do you have any questions so far?

References

ja