

# PSoC® Creator™ Project Datasheet for Psoc\_Wireless

Creation Time: 05/04/2018 10:28:58

User: RIGEL\chris

Project: Psoc\_Wireless
Tool: PSoC Creator 4.2

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intl): 408.943.2600

http://www.cypress.com



#### Copyright

Copyright © 2018 Cypress Semiconductor Corporation. All rights reserved. Any design information or characteristics specifically provided by our customer or other third party inputs contained in this document are not intended to be claimed under Cypress's copyright.

#### **Trademarks**

PSoC and CapSense are registered trademarks of Cypress Semiconductor Corporation. PSoC Creator is a trademark of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

#### **Philips I2C Patent Rights**

Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name, NXP Semiconductors.

#### **Disclaimer**

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. While reasonable precautions have been taken, Cypress assumes no responsibility for any errors that may appear in this document. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of a Cypress product in a life support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

#### **Flash Code Protection**

Cypress products meet the specifications contained in their particular Cypress PSoC Datasheets. Cypress believes that its family of PSoC products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as 'unbreakable.'

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.



# **Table of Contents**

1 Overview.	
2 Pins	
2.1 Hardware Pins	
2.2 Hardware Ports	
2.3 Software Pins	
3 System Settings	
3.1 System Configuration	
3.2 System Debug Settings	11
3.3 System Operating Conditions	
4 Clocks	
4.1 System Clocks	13
4.2 Local and Design Wide Clocks	
5 Interrupts and DMAs	
5.1 Interrupts	15
5.2 DMAs	15
6 Flash Memory	16
7 Design Contents	17
7.1 Schematic Sheet: UART	17
7.2 Schematic Sheet: SPI and Port	18
7.3 Schematic Sheet: System	19
8 Components	20
8.1 Component type: CyControlReg [v1.80]	20
8.1.1 Instance SelectSS	20
8.2 Component type: demux [v1.10]	20
8.2.1 Instance demux_1	20
8.3 Component type: EEPROM [v3.0]	20
8.3.1 Instance EEPROM	20
8.4 Component type: SPI_Master [v2.50]	21
8.4.1 Instance SPIM	
8.5 Component type: Timer [v2.80]	22
8.5.1 Instance Timer_LCD	
8.5.2 Instance Timer_psoc	
8.6 Component type: UART [v2.50]	24
8.6.1 Instance GSM	24
8.6.2 Instance LCD1	
8.6.3 Instance LCD2.	
8.6.4 Instance PSOC.	
8.6.5 Instance WIFI	
8.6.6 Instance XBee	
9 Other Resources	



### 1 Overview

The Cypress PSoC 5 is a family of 32-bit devices with the following characteristics:

- High-performance 32-bit ARM Cortex-M3 core with a nested vectored interrupt controller (NVIC) and a high-performance DMA controller
- Digital system that includes configurable Universal Digital Blocks (UDBs) and specific function peripherals, such as USB, I2C and SPI
- Analog subsystem that includes 20-bit Delta Sigma converters (ADC), SAR ADCs, 8-bit DACs that can be configured for 12-bit operation, comparators, op amps and configurable switched capacitor (SC) and continuous time (CT) blocks to create PGAs, TIAs, mixers, and more
- Several types of memory elements, including SRAM, flash, and EEPROM
- Programming and debug system through JTAG, serial wire debug (SWD), and single wire viewer (SWV)
- Flexible routing to all pins

Figure 1 shows the major components of a typical <u>CY8C58LP</u> series member PSoC 5LP device. For details on all the systems listed above, please refer to the <u>PSoC 5LP Technical Reference Manual</u>.




Figure 1. CY8C58LP Device Series Block Diagram



Table 1 lists the key characteristics of this device.

Table 1. Device Characteristics

Name	Value	
Part Number	CY8C5888LTI-LP097	
Package Name	68-QFN	
Family	PSoC 5LP	
Series	CY8C58LP	
Max CPU speed (MHz)	0	
Flash size (kB)	256	
SRAM size (kB)	64	
EEPROM size (bytes)	2048	
Vdd range (V)	1.71 to 5.5	
Automotive qualified	No (Industrial Grade Only)	
Temp range (Celsius)	-40 to 85	
JTAG ID	0x2E161069	

NOTE: The CPU speed noted above is the maximum available speed. The CPU is clocked by Bus Clock, listed in the <u>System Clocks</u> section below.

Table 2 lists the device resources that this design uses:

Table 2. Device Resources

Resource Type	Used	Free	Max	% Used
Digital Clocks	8	0	8	100.00 %
Analog Clocks	0	4	4	0.00 %
CapSense Buffers	0	2	2	0.00 %
Digital Filter Block	0	1	1	0.00 %
Interrupts	6	26	32	18.75 %
10	24	24	48	50.00 %
Segment LCD	0	1	1	0.00 %
CAN 2.0b	0	1	1	0.00 %
I2C	0	1	1	0.00 %
USB	0	1	1	0.00 %
DMA Channels	0	24	24	0.00 %
Timer	2	2	4	50.00 %
UDB				
Macrocells	160	32	192	83.33 %
Unique P-terms	299	85	384	77.86 %
Total P-terms	358			
Datapath Cells	19	5	24	79.17 %
Status Cells	23	1	24	95.83 %
Statusl Registers	14			
Sync Cells (x7)	2			
Routed Count7 Load/Enable	7			
Control Cells	8	16	24	33.33 %
Control Registers	1			
Count7 Cells	7			
Opamp	0	4	4	0.00 %
Comparator	0	4	4	0.00 %
Delta-Sigma ADC	0	1	1	0.00 %
LPF	0	2	2	0.00 %
SAR ADC	0	2	2	0.00 %
Analog (SC/CT) Blocks	0	4	4	0.00 %




Resource Type	U	sed	Free	Max	% Used
DAC					
VIDAC		0	4	4	0.00 %



### 2 Pins

Figure 2 shows the pin layout of this device.

Figure 2. Device Pin Layout





## 2.1 Hardware Pins

Table 3 contains information about the pins on this device in device pin order. (No connection ["n/c"] pins have been omitted.)

Table 3. Device Pins

Pin	Port	Name	Type	Drive Mode	Reset State
1	P2[6]	GPIO [unused]	71		HiZ Analog Unb
2	P2[7]	PKey	Software	Strong drive	HiZ Analog Unb
3	P12[4]	Rx GSM	In/Out Dgtl In	HiZ digital	HiZ Analog Unb
4	P12[5]	Tx GSM	Dgtl Out	Strong drive	HiZ Analog Unb
5	VSSB	VSSB	Dedicated	Ottorig drive	The Triding of b
6	IND	IND	Dedicated		
7	VB	VB	Dedicated		
8	VBAT	VBAT	Dedicated		
9	VSSD	VSSD	Power		
10	XRES_N	XRES_N	Dedicated		
11	P1[0]	Debug:SWD_IO	Reserved		
12	P1[1]	Debug:SWD_CK	Reserved		
13	P1[2]	GPIO [unused]			HiZ Analog Unb
14	P1[3]	Debug:SWV	Reserved		
15	P1[4]	Tx_LCD2	Dgtl Out	Strong drive	HiZ Analog Unb
16	P1[5]	Rx_LCD2	Dgtl In	HiZ digital	HiZ Analog Unb
17	VDDIO1	VDDIO1	Power		
18	P1[6]	Tx_LCD1	Dgtl Out	Strong drive	HiZ Analog Unb
19	P1[7]	Rx_LCD1	Dgtl In	HiZ digital	HiZ Analog Unb
20	P12[6]	SIO [unused]			HiZ Analog Unb
21	P12[7]	SIO [unused]			HiZ Analog Unb
22	P15[6]	USB IO [unused]			HiZ Analog Unb
23	P15[7]	USB IO [unused]			HiZ Analog Unb
24	VDDD	VDDD	Power		
25	VSSD	VSSD	Power		
26	VCCD	VCCD	Power		
27	P15[0]	ss0	Dgtl Out	Strong drive	HiZ Analog Unb
28	P15[1]	ss1	Dgtl Out	Strong drive	HiZ Analog Unb
29	P3[0]	Rx_Psoc	Dgtl In	HiZ digital	HiZ Analog Unb
30	P3[1]	Tx_Psoc	Dgtl Out	Strong drive	HiZ Analog Unb
31	P3[2]	GPIO [unused]	5		HiZ Analog Unb
32	P3[3]	Rx_wifi	Dgtl In	HiZ digital	HiZ Analog Unb
33	P3[4]	Tx_wifi	Dgtl Out	Strong drive	HiZ Analog Unb
34	P3[5]	miso	Dgtl In	HiZ digital	HiZ Analog Unb
35	VDDIO3	VDDIO3	Power	0, 1,	1177 A 1 11 1
36	P3[6]	mosi	Dgtl Out	Strong drive	HiZ Analog Unb
37	P3[7]	sclk	Dgtl Out	Strong drive	HiZ Analog Unb
38	P12[0]	SIO [unused]			HiZ Analog Unb
39	P12[1]	SIO [unused]			HiZ Analog Unb
40	P15[2]	GPIO [unused]			HiZ Analog Unb
41	P15[3]	GPIO [unused]	Dower		HiZ Analog Unb
42	VCCA	VCCA	Power		
43 44	VSSA	VSSA	Power		
45	VDDA VSSD	VDDA VSSD	Power		
	VSSD Wireless Datas		Power 2018 10:28		



Pin	Port	Name	Type	Drive Mode	Reset State
46	P12[2]	Rx_XBee	Dgtl In	HiZ digital	HiZ Analog Unb
47	P12[3]	Tx_XBee	Dgtl Out	Strong drive	HiZ Analog Unb
48	P0[0]	Psoc_status[0]	Software In/Out	HiZ digital	HiZ Analog Unb
49	P0[1]	Psoc_status[1]	Software In/Out	HiZ digital	HiZ Analog Unb
50	P0[2]	GPIO [unused]			HiZ Analog Unb
51	P0[3]	GPIO [unused]			HiZ Analog Unb
52	VDDIO0	VDDIO0	Power		
53	P0[4]	GPIO [unused]			HiZ Analog Unb
54	P0[5]	GPIO [unused]			HiZ Analog Unb
55	P0[6]	GPIO [unused]			HiZ Analog Unb
56	P0[7]	GPIO [unused]			HiZ Analog Unb
57	VCCD	VCCD	Power		
58	VSSD	VSSD	Power		
59	VDDD	VDDD	Power		
60	P15[4]	GPIO [unused]			HiZ Analog Unb
61	P15[5]	GPIO [unused]			HiZ Analog Unb
62	P2[0]	GPIO [unused]			HiZ Analog Unb
63	P2[1]	led	Software In/Out	Strong drive	HiZ Analog Unb
64	P2[2]	GPIO [unused]			HiZ Analog Unb
65	P2[3]	GPIO [unused]			HiZ Analog Unb
66	P2[4]	GPIO [unused]			HiZ Analog Unb
67	VDDIO2	VDDIO2	Power		
68	P2[5]	GPIO [unused]			HiZ Analog Unb

Abbreviations used in Table 3 have the following meanings:

• HiZ Analog Unb = Hi-Z Analog Unbuffered

- Dgtl In = Digital Input
- HiZ digital = High impedance digital
- Dgtl Out = Digital Output



## 2.2 Hardware Ports

Table 4 contains information about the pins on this device in device port order. (No connection ["n/c"], power and dedicated pins have been omitted.)

Table 4. Device Ports

Port	Pin	Name	Туре	<b>Drive Mode</b>	Reset State
P0[0]	48	Psoc_status[0]	Software	HiZ digital	HiZ Analog Unb
			In/Out		
P0[1]	49	Psoc_status[1]	Software	HiZ digital	HiZ Analog Unb
			In/Out		
P0[2]	50	GPIO [unused]			HiZ Analog Unb
P0[3]	51	GPIO [unused]			HiZ Analog Unb
P0[4]	53	GPIO [unused]			HiZ Analog Unb
P0[5]	54	GPIO [unused]			HiZ Analog Unb
P0[6]	55	GPIO [unused]			HiZ Analog Unb
P0[7]	56	GPIO [unused]	<u> </u>		HiZ Analog Unb
P1[0]	11	Debug:SWD_IO	Reserved		
P1[1]	12	Debug:SWD_CK	Reserved		
P1[2]	13	GPIO [unused]			HiZ Analog Unb
P1[3]	14	Debug:SWV	Reserved		
P1[4]	15	Tx_LCD2	Dgtl Out	Strong drive	HiZ Analog Unb
P1[5]	16	Rx_LCD2	Dgtl In	HiZ digital	HiZ Analog Unb
P1[6]	18	Tx_LCD1	Dgtl Out	Strong drive	HiZ Analog Unb
P1[7]	19	Rx_LCD1	Dgtl In	HiZ digital	HiZ Analog Unb
P12[0]	38	SIO [unused]			HiZ Analog Unb
P12[1]	39	SIO [unused]			HiZ Analog Unb
P12[2]	46	Rx_XBee	Dgtl In	HiZ digital	HiZ Analog Unb
P12[3]	47	Tx_XBee	Dgtl Out	Strong drive	HiZ Analog Unb
P12[4]	3	Rx_GSM	Dgtl In	HiZ digital	HiZ Analog Unb
P12[5]	4	Tx_GSM	Dgtl Out	Strong drive	HiZ Analog Unb
P12[6]	20	SIO [unused]			HiZ Analog Unb
P12[7]	21	SIO [unused]			HiZ Analog Unb
P15[0]	27	ss0	Dgtl Out	Strong drive	HiZ Analog Unb
P15[1]	28	ss1	Dgtl Out	Strong drive	HiZ Analog Unb
P15[2]	40	GPIO [unused]			HiZ Analog Unb
P15[3]	41	GPIO [unused]			HiZ Analog Unb
P15[4]	60	GPIO [unused]			HiZ Analog Unb
P15[5]	61	GPIO [unused]			HiZ Analog Unb
P15[6]	22	USB IO [unused]			HiZ Analog Unb
P15[7]	23	USB IO [unused]			HiZ Analog Unb
P2[0]	62	GPIO [unused]			HiZ Analog Unb
P2[1]	63	led	Software In/Out	Strong drive	HiZ Analog Unb
P2[2]	64	GPIO [unused]			HiZ Analog Unb
P2[3]	65	GPIO [unused]			HiZ Analog Unb
P2[4]	66	GPIO [unused]			HiZ Analog Unb
P2[5]	68	GPIO [unused]			HiZ Analog Unb
P2[6]	1	GPIO [unused]			HiZ Analog Unb
P2[7]	2	PKey	Software	Strong drive	HiZ Analog Unb
		,	In/Out		
P3[0]	29	Rx Psoc	Dgtl In	HiZ digital	HiZ Analog Unb
P3[1]	30	Tx Psoc	Dgtl Out	Strong drive	HiZ Analog Unb
~ L - J					:=:::::::::::::::::::::::::::::::::::::



Port	Pin	Name	Type	Drive Mode	Reset State
P3[2]	31	GPIO [unused]			HiZ Analog Unb
P3[3]	32	Rx_wifi	Dgtl In	HiZ digital	HiZ Analog Unb
P3[4]	33	Tx_wifi	Dgtl Out	Strong drive	HiZ Analog Unb
P3[5]	34	miso	Dgtl In	HiZ digital	HiZ Analog Unb
P3[6]	36	mosi	Dgtl Out	Strong drive	HiZ Analog Unb
P3[7]	37	sclk	Dgtl Out	Strong drive	HiZ Analog Unb

Abbreviations used in Table 4 have the following meanings:

- HiZ digital = High impedance digital
- HiZ Analog Unb = Hi-Z Analog Unbuffered
- Dgtl Out = Digital Output
- Dgtl In = Digital Input



## 2.3 Software Pins

Table 5 contains information about the software pins on this device in alphabetical order. (Only software-accessible pins are shown.)

Table 5. Software Pins

Name	Port	Type	Reset State
Debug:SWD_CK	P1[1]	Reserved	
Debug:SWD_IO	P1[0]	Reserved	
Debug:SWV	P1[3]	Reserved	
GPIO [unused]	P3[2]		HiZ Analog Unb
GPIO [unused]	P0[3]		HiZ Analog Unb
GPIO [unused]	P0[5]		HiZ Analog Unb
GPIO [unused]	P0[4]		HiZ Analog Unb
GPIO [unused]	P15[2]		HiZ Analog Unb
GPIO [unused]	P15[3]		HiZ Analog Unb
GPIO [unused]	P0[2]		HiZ Analog Unb
GPIO [unused]	P2[5]		HiZ Analog Unb
GPIO [unused]	P2[0]		HiZ Analog Unb
GPIO [unused]	P15[5]		HiZ Analog Unb
GPIO [unused]	P2[3]		HiZ Analog Unb
GPIO [unused]	P2[2]		HiZ Analog Unb
GPIO [unused]	P0[7]		HiZ Analog Unb
GPIO [unused]	P0[6]		HiZ Analog Unb
GPIO [unused]	P2[4]		HiZ Analog Unb
GPIO [unused]	P15[4]		HiZ Analog Unb
GPIO [unused]	P1[2]		HiZ Analog Unb
GPIO [unused]	P2[6]		HiZ Analog Unb
led	P2[1]	Software In/Out	HiZ Analog Unb
miso	P3[5]	Dgtl In	HiZ Analog Unb
mosi	P3[6]	Dgtl Out	HiZ Analog Unb
PKey	P2[7]	Software In/Out	HiZ Analog Unb
Psoc_status[0]	P0[0]	Software In/Out	HiZ Analog Unb
Psoc_status[1]	P0[1]	Software In/Out	HiZ Analog Unb
Rx_GSM	P12[4]	Dgtl In	HiZ Analog Unb
Rx_LCD1	P1[7]	Dgtl In	HiZ Analog Unb
Rx_LCD2	P1[5]	Dgtl In	HiZ Analog Unb
Rx_Psoc	P3[0]	Dgtl In	HiZ Analog Unb
Rx_wifi	P3[3]	Dgtl In	HiZ Analog Unb
Rx_XBee	P12[2]	Dgtl In	HiZ Analog Unb
sclk	P3[7]	Dgtl Out	HiZ Analog Unb
SIO [unused]	P12[0]		HiZ Analog Unb
SIO [unused]	P12[1]		HiZ Analog Unb
SIO [unused]	P12[7]		HiZ Analog Unb
SIO [unused]	P12[6]		HiZ Analog Unb
ss0	P15[0]	Dgtl Out	HiZ Analog Unb
ss1	P15[1]	Dgtl Out	HiZ Analog Unb
Tx_GSM	P12[5]	Dgtl Out	HiZ Analog Unb
Tx_LCD1	P1[6]	Dgtl Out	HiZ Analog Unb



Name	Port	Type	Reset State
Tx_LCD2	P1[4]	Dgtl Out	HiZ Analog Unb
Tx_Psoc	P3[1]	Dgtl Out	HiZ Analog Unb
Tx_wifi	P3[4]	Dgtl Out	HiZ Analog Unb
Tx_XBee	P12[3]	Dgtl Out	HiZ Analog Unb
USB IO [unused]	P15[7]		HiZ Analog Unb
USB IO [unused]	P15[6]		HiZ Analog Unb

Abbreviations used in Table 5 have the following meanings:

- HiZ Analog Unb = Hi-Z Analog Unbuffered
- Dgtl In = Digital Input
- Dgtl Out = Digital Output

For more information on reading, writing and configuring pins, please refer to:

- Pins chapter in the **System Reference Guide** 
  - CyPins API routines
- Programming Application Interface section in the cy\_pins component datasheet



# **3 System Settings**

# 3.1 System Configuration

Table 6. System Configuration Settings

Name	Value
Device Configuration Mode	Compressed
Enable Error Correcting Code (ECC)	False
Store Configuration Data in ECC Memory	True
Instruction Cache Enabled	True
Enable Fast IMO During Startup	True
Unused Bonded IO	Allow but warn
Heap Size (bytes)	0x80
Stack Size (bytes)	0x0800
Include CMSIS Core Peripheral Library Files	True

# 3.2 System Debug Settings

Table 7. System Debug Settings

Name	Value
Debug Select	SWD+SWV (serial
	wire debug and
	viewer)
Enable Device Protection	True
Embedded Trace (ETM)	False
Use Optional XRES	False

# 3.3 System Operating Conditions

Table 8. System Operating Conditions

Name	Value
VDDA (V)	5.0
VDDD (V)	5.0
VDDIO0 (V)	5.0
VDDIO1 (V)	5.0
VDDIO2 (V)	5.0
VDDIO3 (V)	5.0
Variable VDDA	False
Temperature Range	-40C -
	85/125C



### 4 Clocks

The clock system includes these clock resources:

- Four internal clock sources increase system integration:
  - o 3 to 74.7 MHz Internal Main Oscillator (IMO) ±1% at 3 MHz
  - o 1 kHz, 33 kHz, and 100 kHz Internal Low Speed Oscillator (ILO) outputs
  - 12 to 80 MHz clock doubler output, sourced from IMO, MHz External Crystal Oscillator (MHzECO), and Digital System Interconnect (DSI)
  - 24 to 80 MHz fractional Phase-Locked Loop (PLL) sourced from IMO, MHzECO, and DSI
- Clock generated using a DSI signal from an external I/O pin or other logic
- Two external clock sources provide high precision clocks:
  - o 4 to 25 MHz External Crystal Oscillator (MHzECO)
  - o 32.768 kHz External Crystal Oscillator (kHzECO) for Real Time Clock (RTC)
- Dedicated 16-bit divider for bus clock
- Eight individually sourced 16-bit clock dividers for the digital system peripherals
- Four individually sourced 16-bit clock dividers with skew for the analog system peripherals
- IMO has a USB mode that synchronizes to USB host traffic, requiring no external crystal for USB. (USB equipped parts only)




Figure 3. System Clock Configuration



### 4.1 System Clocks

Table 9 lists the system clocks used in this design.

Table 9. System Clocks

Name	Domain	Source	Desired	Nominal	Accuracy	Start	Enabled
			Freq	Freq	(%)	at	
						Reset	
BUS_CLK	DIGITAL	MASTER_CLK	? MHz	66 MHz	±0.25	True	True
MASTER_CLK	DIGITAL	PLL_OUT	? MHz	66 MHz	±0.25	True	True
PLL_OUT	DIGITAL	IMO	66 MHz	66 MHz	±0.25	True	True
USB_CLK	DIGITAL	IMO	48 MHz	48 MHz	±0.25	False	True
IMO	DIGITAL		24 MHz	24 MHz	±0.25	True	True
ILO	DIGITAL		? MHz	1 kHz	-50,+100	True	True
XTAL 32kHz	DIGITAL		32.768	? MHz	±0	False	False
			kHz				
Digital Signal	DIGITAL		? MHz	? MHz	±0	False	False
XTAL	DIGITAL		24 MHz	? MHz	±0	False	False

## 4.2 Local and Design Wide Clocks

Local clocks drive individual analog and digital blocks. Design wide clocks are a user-defined optimization, where two or more analog or digital blocks that share a common clock profile (frequency, etc) can be driven from the same clock divider output source.

Figure 4. Local and Design Wide Clock Configuration




Table 10 lists the local clocks used in this design.

Table 10. Local Clocks

Name	Domain	Source	Desired Freq	Nominal Freq	Accuracy (%)	Start at Reset	Enabled
SPIM_IntClock	DIGITAL	MASTER_CLK	4 MHz	3.882 MHz	±0.25	True	True
PSOC_IntClock	DIGITAL	MASTER_CLK	1.843 MHz	1.833 MHz	±0.25	True	True
LCD1_IntClock	DIGITAL	MASTER_CLK	921.6 kHz	916.667 kHz	±0.25	True	True
LCD2_IntClock	DIGITAL	MASTER_CLK	921.6 kHz	916.667 kHz	±0.25	True	True
XBee_IntClock	DIGITAL	MASTER_CLK	921.6 kHz	916.667 kHz	±0.25	True	True
GSM_IntClock	DIGITAL	MASTER_CLK	460.8 kHz	461.538 kHz	±0.25	True	True
WIFI_IntClock	DIGITAL	MASTER_CLK	460.8 kHz	461.538 kHz	±0.25	True	True



Name	Domain	Source	Desired Freq	Nominal Freq	Accuracy (%)	Start at Reset	Enabled
timer_clock	DIGITAL	MASTER_CLK	1 kHz	1.007 kHz	±0.25	True	True

For more information on clocking resources, please refer to:

- Clocking System chapter in the PSoC 5LP Technical Reference Manual
- Clocking System Chapter in the F30C SEP Technic
   Clocking chapter in the System Reference Guide
   CyPLL API routines
   CyIMO API routines
   CyILO API routines
   CyMaster API routines
   CyXTAL API routines



# **5 Interrupts and DMAs**

## 5.1 Interrupts

This design contains the following interrupt components: (0 is the highest priority)

Table 11. Interrupts

Name	Intr Num	Vector	Priority
LCD1_RXInternalInterrupt	0	0	7
LCD2_RXInternalInterrupt	1	1	7
PSOC_RXInternalInterrupt	2	2	7
XBee_RXInternalInterrupt	3	3	7
isr_LCD	17	17	7
isr_psoc	18	18	7

For more information on interrupts, please refer to:

- Interrupt Controller chapter in the <u>PSoC 5LP Technical Reference Manual</u>
- Interrupts chapter in the System Reference Guide
  O Cylnt API routines and related registers
- Datasheet for cy\_isr component

### **5.2 DMAs**

This design contains no DMA components.



# **6 Flash Memory**

PSoC 5LP devices offer a host of Flash protection options and device security features that you can leverage to meet the security and protection requirements of an application. These requirements range from protecting configuration settings or Flash data to locking the entire device from external access.

Table 12 lists the Flash protection settings for your design.

Table 12. Flash Protection Settings

Start Address	End Address	Protection Level
0x0	0x3FFFF	F - Factory Upgrade

Flash memory is organized as rows with each row of flash having 256 bytes. Each flash row can be assigned one of four protection levels:

- U Unprotected
- F Factory Upgrade
- R Field Upgrade
- W Full Protection

For more information on Flash memory and protection, please refer to:

- Flash Protection chapter in the PSoC 5LP Technical Reference Manual
- Flash and EEPROM chapter in the System Reference Guide
  - o CyWrite API routines
  - CyFlash API routines




## 7 Design Contents

This design's schematic content consists of the following 3 schematic sheets:

### 7.1 Schematic Sheet: UART

Figure 5. Schematic Sheet: UART




This schematic sheet contains the following component instances:

- Instance GSM (type: UART v2 50)
- Instance LCD1 (type: UART\_v2\_50)
- Instance <u>LCD2</u> (type: UART\_v2\_50)
- Instance PSOC (type: UART\_v2\_50)
- Instance WIFI (type: UART\_v2\_50)
- Instance XBee (type: UART v2 50)



### 7.2 Schematic Sheet: SPI and Port

Figure 6. Schematic Sheet: SPI and Port




This schematic sheet contains the following component instances:

- Instance <u>demux\_1</u> (type: demux\_v1\_10)
- Instance <u>SelectSS</u> (type: CyControlReg\_v1\_80)
- Instance SPIM (type: SPI\_Master\_v2\_50)



### 7.3 Schematic Sheet: System

Figure 7. Schematic Sheet: System



This schematic sheet contains the following component instances:

- Instance <u>EEPROM</u> (type: EEPROM\_v3\_0)
- Instance <u>Timer\_LCD</u> (type: Timer\_v2\_80)
- Instance <u>Timer\_psoc</u>(type: Timer\_v2\_80)



## **8 Components**

### 8.1 Component type: CyControlReg [v1.80]

#### 8.1.1 Instance SelectSS

Description: The Control Register allows the firmware to set values for to use for digital

signals.

Instance type: CyControlReg [v1.80]

Datasheet: online component datasheet for CyControlReg

Table 13. Component Parameters for SelectSS

Parameter Name	Value	Description
Bit0Mode	DirectMode	Defines bit 0 mode
Bit1Mode	DirectMode	Defines bit 1 mode
Bit2Mode	DirectMode	Defines bit 2 mode
Bit3Mode	DirectMode	Defines bit 3 mode
Bit4Mode	DirectMode	Defines bit 4 mode
Bit5Mode	DirectMode	Defines bit 5 mode
Bit6Mode	DirectMode	Defines bit 6 mode
Bit7Mode	DirectMode	Defines bit 7 mode
BitValue	0	Defines bit value
BusDisplay	false	Displays the output terminals as bus
ExternalReset	false	Shows the reset terminal
NumOutputs	1	Defines the number of outputs
		needed (1-8)
User Comments		Instance-specific comments.

## 8.2 Component type: demux [v1.10]

#### 8.2.1 Instance demux\_1

Description: De-Multiplexer with configurable number of output terminals and terminal width.

Instance type: demux [v1.10]

Datasheet: online component datasheet for demux

Table 14. Component Parameters for demux 1

Parameter Name	Value	Description
NumOutputTerminals	2	Number of output terminals of
		the De-Multiplexer. Acceptable
		values are 2, 4, 8 and 16.
TerminalWidth	1	Width of each terminal
User Comments		Instance-specific comments.

## 8.3 Component type: EEPROM [v3.0]

#### 8.3.1 Instance EEPROM

Description: Provides an API to Erase and Write EEPROM.

Instance type: EEPROM [v3.0]

Datasheet: online component datasheet for EEPROM

Table 15. Component Parameters for EEPROM



Parameter Name	Value	Description
User Comments		Instance-specific comments.

# 8.4 Component type: SPI\_Master [v2.50]

### 8.4.1 Instance SPIM

**Description: Serial Peripheral Interface Master** 

Instance type: SPI\_Master [v2.50]
Datasheet: online component datasheet for SPI\_Master

Table 16. Component Parameters for SPIM

Parameter Name	Value	Description
BidirectMode	false	Bidirectional mode setting
ClockInternal	true	Allow use of the internal clock and desired bit rate or an external clock source
DesiredBitRate	2000000	Desired Bit Rate in bps
HighSpeedMode	false	Enables using of the High Speed Mode
InterruptOnByteComplete	false	Set Initial Interrupt Source to Enable Interrupt on Byte Transfer Complete
InterruptOnRXFull	false	Set Initial Interrupt Source to Enable Interrupt on RX FIFO Full
InterruptOnRXNotEmpty	false	Set Initial Interrupt Source to Enable Interrupt on RX FIFO Not Empty
InterruptOnRXOverrun	false	Set Initial Interrupt Source to Enable Interrupt on RX FIFO Overrun
InterruptOnSPIDone	false	Set Initial Interrupt Source to Enable Interrupt on SPI Done
InterruptOnSPIIdle	false	Set Initial Interrupt Source to Enable Interrupt on SPI Idle
InterruptOnTXEmpty	false	Set Initial Interrupt Source to Enable Interrupt on TX FIFO Empty
InterruptOnTXNotFull	false	Set Initial Interrupt Source to Enable Interrupt on TX FIFO Not Full
Mode	CPHA = 0, CPOL = 0	SPI mode defines the Clock Phase and Clock Polarity desired
NumberOfDataBits	8	Set the Number of Data bits 3- 16
RxBufferSize	4	Defines the amount of RAM Set asside for the RX Buffer
ShiftDir	MSB First	Set the Shift Out Direction
TxBufferSize	4	Defines the amount of RAM Set asside for the TX Buffer
User Comments		Instance-specific comments.
UseRxInternalInterrupt	false	Defines whether Rx internal interrupt is used or not



Parameter Name	Value	Description
UseTxInternalInterrupt	false	Defines whether Tx internal
		interrupt is used or not

8.5 Component type: Timer [v2.80]

8.5.1 Instance Timer\_LCD

Description: 8, 16, 24 or 32-bit Timer Instance type: Timer [v2.80]

**Datasheet: online component datasheet for Timer** 

Table 17. Component Parameters for Timer\_LCD

Parameter Name	Value	Description
CaptureAlternatingFall	false	Enables data capture on either edge but not until a valid falling edge is detected first.
CaptureAlternatingRise	false	Enables data capture on either edge but not until a valid rising edge is detected first.
CaptureCount	2	The CaptureCount parameter works as a divider on the hardware input "capture". A CaptureCount value of 2 would result in an actual capture taking place every other time the input "capture" is changed.
CaptureCounterEnabled	false	Enables the capture counter to count capture events (up to 127) before a capture is triggered.
CaptureMode	None	This parameter defines the capture input signal requirements to trigger a valid capture event
EnableMode	Software Only	This parameter specifies the methods in enabling the component. Hardware mode makes the enable input pin visible. Software mode may reduce the resource usage if not enabled.
FixedFunction	true	Configures the component to use fixed function HW block instead of the UDB implementation.
InterruptOnCapture	false	Parameter to check whether interrupt on a capture event is enabled or disabled.
InterruptOnFIFOFull	false	Parameter to check whether interrupt on a FIFO Full event is enabled disabled.
InterruptOnTC	true	Parameter to check whether interrupt on a TC is enabled or disabled.
NumberOfCaptures	1	Number of captures allowed until the counter is cleared or disabled.



Parameter Name	Value	Description
Period	509	Defines the timer period (This is also the reload value when terminal count is reached)
Resolution	16	Defines the resolution of the hardware. This parameter affects how many bits are used in the Period counter and defines the maximum resolution of the internal component signals.
RunMode	Continuous	Defines the hardware to run continuously, run until a terminal count is reached or run until an interrupt event is triggered.
TriggerMode	None	Defines the required trigger input signal to cause a valid trigger enable of the timer
User Comments		Instance-specific comments.

## 8.5.2 Instance Timer\_psoc

Description: 8, 16, 24 or 32-bit Timer Instance type: Timer [v2.80] Datasheet: online component datasheet for Timer

Table 18. Component Parameters for Timer\_psoc

Parameter Name	Value	Description
CaptureAlternatingFall	false	Enables data capture on either edge but not until a valid falling edge is detected first.
CaptureAlternatingRise	false	Enables data capture on either edge but not until a valid rising edge is detected first.
CaptureCount	2	The CaptureCount parameter works as a divider on the hardware input "capture". A CaptureCount value of 2 would result in an actual capture taking place every other time the input "capture" is changed.
CaptureCounterEnabled	false	Enables the capture counter to count capture events (up to 127) before a capture is triggered.
CaptureMode	None	This parameter defines the capture input signal requirements to trigger a valid capture event
EnableMode	Software Only	This parameter specifies the methods in enabling the component. Hardware mode makes the enable input pin visible. Software mode may reduce the resource usage if not enabled.



Parameter Name	Value	Description
FixedFunction	true	Configures the component to use fixed function HW block instead of the UDB implementation.
InterruptOnCapture	false	Parameter to check whether interrupt on a capture event is enabled or disabled.
InterruptOnFIFOFull	false	Parameter to check whether interrupt on a FIFO Full event is enabled disabled.
InterruptOnTC	true	Parameter to check whether interrupt on a TC is enabled or disabled.
NumberOfCaptures	1	Number of captures allowed until the counter is cleared or disabled.
Period	599	Defines the timer period (This is also the reload value when terminal count is reached)
Resolution	16	Defines the resolution of the hardware. This parameter affects how many bits are used in the Period counter and defines the maximum resolution of the internal component signals.
RunMode	Continuous	Defines the hardware to run continuously, run until a terminal count is reached or run until an interrupt event is triggered.
TriggerMode	None	Defines the required trigger input signal to cause a valid trigger enable of the timer
User Comments		Instance-specific comments.

# 8.6 Component type: UART [v2.50]

### 8.6.1 Instance GSM

**Description: Universal Asynchronous Receiver Transmitter** 

Instance type: UART [v2.50]

Datasheet: online component datasheet for UART

Table 19. Component Parameters for GSM

Parameter Name	Value	Description
Address1	0	This parameter specifies the RX Hardware Address #1.
Address2	0	This parameter specifies the RX Hardware Address #2.
BaudRate	57600	Sets the target baud rate.
BreakBitsRX	13	Specifies the break signal length for the RX (detection) channel.
BreakBitsTX	13	Specifies the break signal length for the TX channel.
BreakDetect	false	Enables the break detect hardware.



Parameter Name	Value	Description
CRCoutputsEn	false	Enables the CRC outputs.
EnIntRXInterrupt	false	Enables the internal RX interrupt configuration and the ISR.
EnIntTXInterrupt	false	Enables the internal TX interrupt configuration and the ISR.
FlowControl	None	Enable the flow control signals.
HalfDuplexEn	false	Enables half duplex mode on the RX Half of the UART module.
HwTXEnSignal	true	Enables the external TX enable signal output.
InternalClock	true	Enables the internal clock. This parameter removes the clock input pin.
InterruptOnTXComplete	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX complete' event.
InterruptOnTXFifoEmpty	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO empty' event.
InterruptOnTXFifoFull	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event.
InterruptOnTXFifoNotFull	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO not full' event.
IntOnAddressDetect	false	Enables the interrupt on hardware address detected event by default
IntOnAddressMatch	false	Enables the interrupt on hardware address match detected event by default
IntOnBreak	false	Enables the interrupt on break signal detected event by default
IntOnByteRcvd	true	Enables the interrupt on RX byte received event by default
IntOnOverrunError	false	Enables the interrupt on overrun error event by default
IntOnParityError	false	Enables the interrupt on parity error event by default
IntOnStopError	false	Enables the interrupt on stop error event by default
NumDataBits	8	Defines the number of data bits. Values can be 5, 6, 7 or 8 bits.
NumStopBits	1	Defines the number of stop bits.  Values can be 1 or 2 bits.
OverSamplingRate	8	This parameter defines the over sampling rate.
ParityType	None	Sets the parity type as Odd, Even or Mark/Space
ParityTypeSw	false	This parameter allows the parity type to be changed through software by using the WriteControlRegister API
RXAddressMode	None	Configures the RX hardware address detection mode



Parameter Name	Value	Description
RXBufferSize	4	The size of the RAM space
		allocated for the RX input buffer.
RXEnable	true	Enables the RX in the UART
TXBitClkGenDP	true	When enabled, this parameter
		enables the TX clock generation
		on DataPath resource. When
		disabled, TX clock is generated
		from Clock7.
TXBufferSize	4	The size of the RAM space
		allocated for the TX output
		buffer.
TXEnable	true	Enables the TX in the UART
Use23Polling	true	Allows the use of 2 out of 3
		polling resources on the RX
		UART sampler.
User Comments		Instance-specific comments.

### 8.6.2 Instance LCD1

**Description: Universal Asynchronous Receiver Transmitter** 

Instance type: UART [v2.50]
Datasheet: online component datasheet for UART

Table 20. Component Parameters for LCD1

Parameter Name	Value	Description
Address1	0	This parameter specifies the RX Hardware Address #1.
Address2	0	This parameter specifies the RX Hardware Address #2.
BaudRate	115200	Sets the target baud rate.
BreakBitsRX	13	Specifies the break signal length for the RX (detection) channel.
BreakBitsTX	13	Specifies the break signal length for the TX channel.
BreakDetect	false	Enables the break detect hardware.
CRCoutputsEn	false	Enables the CRC outputs.
EnIntRXInterrupt	true	Enables the internal RX interrupt configuration and the ISR.
EnIntTXInterrupt	false	Enables the internal TX interrupt configuration and the ISR.
FlowControl	None	Enable the flow control signals.
HalfDuplexEn	false	Enables half duplex mode on the RX Half of the UART module.
HwTXEnSignal	true	Enables the external TX enable signal output.
InternalClock	true	Enables the internal clock. This parameter removes the clock input pin.
InterruptOnTXComplete	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX complete' event.



Parameter Name	Value	Description
InterruptOnTXFifoEmpty	false	This is an Interrupt mask used to enable/disable the interrupt
		on 'TX FIFO empty' event.
InterruptOnTXFifoFull	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event.
InterruptOnTXFifoNotFull	false	This is an Interrupt mask used
		to enable/disable the interrupt on 'TX FIFO not full' event.
IntOnAddressDetect	false	Enables the interrupt on hardware address detected event by default
IntOnAddressMatch	false	Enables the interrupt on hardware address match detected event by default
IntOnBreak	false	Enables the interrupt on break signal detected event by default
IntOnByteRcvd	true	Enables the interrupt on RX byte received event by default
IntOnOverrunError	false	Enables the interrupt on overrun error event by default
IntOnParityError	false	Enables the interrupt on parity error event by default
IntOnStopError	false	Enables the interrupt on stop error event by default
NumDataBits	8	Defines the number of data bits. Values can be 5, 6, 7 or 8 bits.
NumStopBits	1	Defines the number of stop bits. Values can be 1 or 2 bits.
OverSamplingRate	8	This parameter defines the over sampling rate.
ParityType	None	Sets the parity type as Odd, Even or Mark/Space
ParityTypeSw	false	This parameter allows the parity type to be changed through software by using the WriteControlRegister API
RXAddressMode	None	Configures the RX hardware address detection mode
RXBufferSize	50	The size of the RAM space allocated for the RX input buffer.
RXEnable	true	Enables the RX in the UART
TXBitClkGenDP	true	When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated
TXBufferSize	4	from Clock7.  The size of the RAM space allocated for the TX output buffer.
TXEnable	true	Enables the TX in the UART
Use23Polling	true	Allows the use of 2 out of 3 polling resources on the RX UART sampler.



#### 8.6.3 Instance LCD2

**Description: Universal Asynchronous Receiver Transmitter** 

Instance type: UART [v2.50]

Datasheet: online component datasheet for UART

Table 21. Component Parameters for LCD2

Parameter Name	Value	Description
Address1	0	This parameter specifies the RX Hardware Address #1.
Address2	0	This parameter specifies the RX Hardware Address #2.
BaudRate	115200	Sets the target baud rate.
BreakBitsRX	13	Specifies the break signal length for the RX (detection) channel.
BreakBitsTX	13	Specifies the break signal length for the TX channel.
BreakDetect	false	Enables the break detect hardware.
CRCoutputsEn	false	Enables the CRC outputs.
EnIntRXInterrupt	true	Enables the internal RX interrupt configuration and the ISR.
EnIntTXInterrupt	false	Enables the internal TX interrupt configuration and the ISR.
FlowControl	None	Enable the flow control signals.
HalfDuplexEn	false	Enables half duplex mode on the RX Half of the UART module.
HwTXEnSignal	true	Enables the external TX enable signal output.
InternalClock	true	Enables the internal clock. This parameter removes the clock input pin.
InterruptOnTXComplete	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX complete' event.
InterruptOnTXFifoEmpty	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO empty' event.
InterruptOnTXFifoFull	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event.
InterruptOnTXFifoNotFull	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO not full' event.
IntOnAddressDetect	false	Enables the interrupt on hardware address detected event by default
IntOnAddressMatch	false	Enables the interrupt on hardware address match detected event by default
IntOnBreak	false	Enables the interrupt on break signal detected event by default
IntOnByteRcvd	true	Enables the interrupt on RX byte received event by default



Parameter Name	Value	Description
IntOnOverrunError	false	Enables the interrupt on overrun error event by default
IntOnParityError	false	Enables the interrupt on parity error event by default
IntOnStopError	false	Enables the interrupt on stop error event by default
NumDataBits	8	Defines the number of data bits. Values can be 5, 6, 7 or 8 bits.
NumStopBits	1	Defines the number of stop bits.  Values can be 1 or 2 bits.
OverSamplingRate	8	This parameter defines the over sampling rate.
ParityType	None	Sets the parity type as Odd, Even or Mark/Space
ParityTypeSw	false	This parameter allows the parity type to be changed through software by using the WriteControlRegister API
RXAddressMode	None	Configures the RX hardware address detection mode
RXBufferSize	50	The size of the RAM space allocated for the RX input buffer.
RXEnable	true	Enables the RX in the UART
TXBitClkGenDP	true	When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7.
TXBufferSize	4	The size of the RAM space allocated for the TX output buffer.
TXEnable	true	Enables the TX in the UART
Use23Polling	true	Allows the use of 2 out of 3 polling resources on the RX UART sampler.
User Comments		Instance-specific comments.

#### 8.6.4 Instance PSOC

**Description: Universal Asynchronous Receiver Transmitter** 

Instance type: UART [v2.50]

Datasheet: online component datasheet for UART

Table 22. Component Parameters for PSOC

Parameter Name	Value	Description
Address1	0	This parameter specifies the RX
		Hardware Address #1.
Address2	0	This parameter specifies the RX
		Hardware Address #2.
BaudRate	230400	Sets the target baud rate.
BreakBitsRX	13	Specifies the break signal
		length for the RX (detection)
		channel.
BreakBitsTX	13	Specifies the break signal
		length for the TX channel.



Parameter Name	Value	Description
BreakDetect	false	Enables the break detect
		hardware.
CRCoutputsEn	false	Enables the CRC outputs.
EnIntRXInterrupt	true	Enables the internal RX interrupt configuration and the ISR.
EnIntTXInterrupt	false	Enables the internal TX interrupt configuration and the ISR.
FlowControl	None	Enable the flow control signals.
HalfDuplexEn	false	Enables half duplex mode on the RX Half of the UART module.
HwTXEnSignal	true	Enables the external TX enable signal output.
InternalClock	true	Enables the internal clock. This parameter removes the clock input pin.
InterruptOnTXComplete	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX complete' event.
InterruptOnTXFifoEmpty	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO empty' event.
InterruptOnTXFifoFull	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event.
InterruptOnTXFifoNotFull	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO not full' event.
IntOnAddressDetect	false	Enables the interrupt on hardware address detected event by default
IntOnAddressMatch	false	Enables the interrupt on hardware address match detected event by default
IntOnBreak	false	Enables the interrupt on break signal detected event by default
IntOnByteRcvd	true	Enables the interrupt on RX byte received event by default
IntOnOverrunError	false	Enables the interrupt on overrun error event by default
IntOnParityError	false	Enables the interrupt on parity error event by default
IntOnStopError	false	Enables the interrupt on stop error event by default
NumDataBits	8	Defines the number of data bits. Values can be 5, 6, 7 or 8 bits.
NumStopBits	1	Defines the number of stop bits.  Values can be 1 or 2 bits.
OverSamplingRate	8	This parameter defines the over sampling rate.
ParityType	None	Sets the parity type as Odd, Even or Mark/Space
ParityTypeSw	false	This parameter allows the parity type to be changed through software by using the WriteControlRegister API



Parameter Name	Value	Description
RXAddressMode	None	Configures the RX hardware address detection mode
RXBufferSize	1000	The size of the RAM space allocated for the RX input buffer.
RXEnable	true	Enables the RX in the UART
TXBitClkGenDP	true	When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7.
TXBufferSize	4	The size of the RAM space allocated for the TX output buffer.
TXEnable	true	Enables the TX in the UART
Use23Polling	true	Allows the use of 2 out of 3 polling resources on the RX UART sampler.
User Comments		Instance-specific comments.

### 8.6.5 Instance WIFI

Description: Universal Asynchronous Receiver Transmitter Instance type: UART [v2.50]
Datasheet: online component datasheet for UART

Table 23. Component Parameters for WIFI

Parameter Name	Value	Description
Address1	0	This parameter specifies the RX Hardware Address #1.
Address2	0	This parameter specifies the RX Hardware Address #2.
BaudRate	57600	Sets the target baud rate.
BreakBitsRX	13	Specifies the break signal length for the RX (detection) channel.
BreakBitsTX	13	Specifies the break signal length for the TX channel.
BreakDetect	false	Enables the break detect hardware.
CRCoutputsEn	false	Enables the CRC outputs.
EnIntRXInterrupt	false	Enables the internal RX interrupt configuration and the ISR.
EnIntTXInterrupt	false	Enables the internal TX interrupt configuration and the ISR.
FlowControl	None	Enable the flow control signals.
HalfDuplexEn	false	Enables half duplex mode on the RX Half of the UART module.
HwTXEnSignal	true	Enables the external TX enable signal output.
InternalClock	true	Enables the internal clock. This parameter removes the clock input pin.



Parameter Name	Value	Description
InterruptOnTXComplete	false	This is an Interrupt mask used
· ·		to enable/disable the interrupt
		on 'TX complete' event.
InterruptOnTXFifoEmpty	false	This is an Interrupt mask used
		to enable/disable the interrupt
		on 'TX FIFO empty' event.
InterruptOnTXFifoFull	false	This is an Interrupt mask used
		to enable/disable the interrupt on 'TX FIFO full' event.
	folos	
InterruptOnTXFifoNotFull	false	This is an Interrupt mask used to enable/disable the interrupt
		on 'TX FIFO not full' event.
IntOnAddressDetect	false	Enables the interrupt on
Internadiosabeteet	laise	hardware address detected
		event by default
IntOnAddressMatch	false	Enables the interrupt on
		hardware address match
		detected event by default
IntOnBreak	false	Enables the interrupt on break
		signal detected event by default
IntOnByteRcvd	true	Enables the interrupt on RX
		byte received event by default
IntOnOverrunError	false	Enables the interrupt on overrun
		error event by default
IntOnParityError	false	Enables the interrupt on parity
1.40.04	6.1.	error event by default
IntOnStopError	false	Enables the interrupt on stop
NumDataBits	8	error event by default  Defines the number of data bits.
Numbalabits	0	Values can be 5, 6, 7 or 8 bits.
NumStopBits	1	Defines the number of stop bits.
Numotophits	'	Values can be 1 or 2 bits.
OverSamplingRate	8	This parameter defines the over
o ver campining, taxe		sampling rate.
ParityType	None	Sets the parity type as Odd,
		Even or Mark/Space
ParityTypeSw	false	This parameter allows the parity
		type to be changed through
		software by using the
57444		WriteControlRegister API
RXAddressMode	None	Configures the RX hardware address detection mode
RXBufferSize	4	
RABullerSize	4	The size of the RAM space allocated for the RX input buffer.
RXEnable	true	Enables the RX in the UART
TXBitClkGenDP	true	When enabled, this parameter
INDITOROGIDI	li ue	enables the TX clock generation
		on DataPath resource. When
		disabled, TX clock is generated
		from Clock7.
TXBufferSize	4	The size of the RAM space
		allocated for the TX output
		buffer.
TXEnable	true	Enables the TX in the UART
Use23Polling	true	Allows the use of 2 out of 3
		polling resources on the RX
		UART sampler.



Parameter Name	Value	Description
User Comments		Instance-specific comments.

#### 8.6.6 Instance XBee

**Description: Universal Asynchronous Receiver Transmitter** 

Instance type: UART [v2.50]
Datasheet: online component datasheet for UART

Table 24. Component Parameters for XBee

Parameter Name	Value	Description
Address1	0	This parameter specifies the RX Hardware Address #1.
Address2	0	This parameter specifies the RX Hardware Address #2.
BaudRate	115200	Sets the target baud rate.
BreakBitsRX	13	Specifies the break signal length for the RX (detection) channel.
BreakBitsTX	13	Specifies the break signal length for the TX channel.
BreakDetect	false	Enables the break detect hardware.
CRCoutputsEn	false	Enables the CRC outputs.
EnIntRXInterrupt	true	Enables the internal RX interrupt configuration and the ISR.
EnIntTXInterrupt	false	Enables the internal TX interrupt configuration and the ISR.
FlowControl	None	Enable the flow control signals.
HalfDuplexEn	false	Enables half duplex mode on the RX Half of the UART module.
HwTXEnSignal	true	Enables the external TX enable signal output.
InternalClock	true	Enables the internal clock. This parameter removes the clock input pin.
InterruptOnTXComplete	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX complete' event.
InterruptOnTXFifoEmpty	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO empty' event.
InterruptOnTXFifoFull	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event.
InterruptOnTXFifoNotFull	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO not full' event.
IntOnAddressDetect	false	Enables the interrupt on hardware address detected event by default
IntOnAddressMatch	false	Enables the interrupt on hardware address match detected event by default



Parameter Name	Value	Description
IntOnBreak	false	Enables the interrupt on break signal detected event by default
IntOnByteRcvd	true	Enables the interrupt on RX byte received event by default
IntOnOverrunError	false	Enables the interrupt on overrun error event by default
IntOnParityError	false	Enables the interrupt on parity error event by default
IntOnStopError	false	Enables the interrupt on stop error event by default
NumDataBits	8	Defines the number of data bits. Values can be 5, 6, 7 or 8 bits.
NumStopBits	1	Defines the number of stop bits.  Values can be 1 or 2 bits.
OverSamplingRate	8	This parameter defines the over sampling rate.
ParityType	None	Sets the parity type as Odd, Even or Mark/Space
ParityTypeSw	false	This parameter allows the parity type to be changed through software by using the WriteControlRegister API
RXAddressMode	None	Configures the RX hardware address detection mode
RXBufferSize	400	The size of the RAM space allocated for the RX input buffer.
RXEnable	true	Enables the RX in the UART
TXBitClkGenDP	true	When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7.
TXBufferSize	4	The size of the RAM space allocated for the TX output buffer.
TXEnable	true	Enables the TX in the UART
Use23Polling	true	Allows the use of 2 out of 3 polling resources on the RX UART sampler.
User Comments		Instance-specific comments.



### 9 Other Resources

The following documents contain important information on Cypress software APIs that might be relevant to this design:

- Standard Types and Defines chapter in the <u>System Reference Guide</u>
  - Software base types
  - Hardware register types
  - Compiler defines
  - Cypress API return codes
  - Interrupt types and macros
- Registers
  - o The full PSoC 5LP register map is covered in the PSoC 5LP Registers Technical Reference
  - o Register Access chapter in the System Reference Guide
    - § CY\_GET API routines § CY\_SET API routines
- System Functions chapter in the **System Reference Guide** 
  - o General API routines
  - o CyDelay API routines
  - CyVd Voltage Detect API routines
- Power Management
  - o Power Supply and Monitoring chapter in the PSoC 5LP Technical Reference Manual
  - o Low Power Modes chapter in the PSoC 5LP Technical Reference Manual
  - o Power Management chapter in the System Reference Guide
    - § CyPm API routines
- Watchdog Timer chapter in the **System Reference Guide** 
  - CyWdt API routines
- Cache Management
  - o Cache Controller chapter in the PSoC 5LP Technical Reference Manual
  - o Cache chapter in the System Reference Guide
    - § CyFlushCache() API routine