


Partition of Large Combinational Circuits

- Rule : To reduce test generation costs and/or test application time




這裡針對的是 組合邏輯 的偵測 F
因為 續向邏輯 可以用scan暫存器來知道

假設 $(T_1, T_2) = (0, 1)$

同時測試 C_1, C_2 非常耗時 ∴ 加多個多工器去分別測 C_1, C_2
 ⇒ 但多工器會 delay

A', C' = 測試訊號



模擬 C_2 傳送 q 訊號

F' 得到 C_1 output

得到 C_1 output

T_1	T_2	Mode
0	0	normal
0	1	test C_1
1	0	test C_2

for C_1 : $2^{m+g} + 2$
 for C_2 : $2^{m+g} + 2^{h+p} < 2^{m+n}$
 原花費時間

If $2^{p+n} + 2^{q+m} < 2^{m+n}$ then test time can be reduced

邏輯冗余

Logic Redundancy

Rule: Avoid or eliminate redundancy ckt.

- **Design errors**
- **Undetectable faults**
- **Invalidation of some tests** 有些 test 是无效的
- **Bias fault coverage** fault coverage 会变低

原本多工器 1 电路在转態时可能有

有 $A=1, B=1, S=1$, 但 Z 卻 $=0$ (例如)

Example

为了解决这个问题, 多加了 这个 gate 来避免問題

⇒ 但卻造成了 undetectable

fault

⇒ ∴ 假設 SA0 而 A, B, S 仍为 1 时,

无法观察到这个錯誤

个錯誤


⇒ 用了 redundancy gate

来解决一个问题, 卻又引


發另一个問題

多工器 1 电路

原本:



$$Z = A \cdot S + B \cdot \bar{S}$$




Redundant Gate
undetectable

$$Z = A \cdot S + B \cdot \bar{S} + AB$$


Global Feedback Paths

Rule: break global feedback




Scan System



Pass mode
Scan mode



Original design



Scan System



Original design

Modified circuit


Scan System

- Long test time : 它是串联
- Large test data
- Too much overhead
- How to test DFT circuit itself

Scan Operation

testing 时会有2种信号
:PI及SI

将資料讀出來




Scan System Performance

- How to calculate the test cycle:
 - L: Length of scan chain, N_{pattern}: Number of test patterns



$$\underbrace{(N_{\text{pattern}} + 1) \times L}_{\text{shift}} + \underbrace{N_{\text{pattern}}}_{\text{capture}}$$

SI
PI

- Example: Apply 5000 test patterns to a CUT with 10000 SFF
 - Total cycles = 50015000 cycles
 - (5000+1)x10000 shift cycles + 5000 capture cycles




Example



SCAN 电路

Example




load		capture		unload
CK=PPPP	已经送完测试数据 不用再用	CK=P 第5clock	为了把结果读出	CK=PPPP
SE=1111	SE 1→0	SE=0	SE 0→1	SE=1111
SI=X011	为了要测 faults			SO=HXX 希望看到 high, 就是1
PI=1	PO=Low=0			

在第5个clock

PO及SO都只考虑正常状况



Scan DFT Overhead

- Performance Degradation
- Design overhead
- Hardware overhead
- Yield loss
- Power overhead




Example-Normal Mode


有問題的地方




Example-Test Mode



Full Serial Integrated Scan



CK
Normal




Scanned


Sequential ATPG → Combinational ATPG

Isolated Serial Scan (Scan/set)

$\therefore S_{in}$ 及 S_{out} 共用 Scan FF: 要将输出都送完, 才能接下次输入




Full Isolated Scan (Structured)



- Shadow register
- Real-time test support
- snapshot

可以選 input 進去, 選 output
→ 讓 test time 縮短


Random-Access Scan (Non serial-structured)



不用照順序存 data
直接定址

- High area overhead
- **Faster test** application: only bit change
- Concept of crosscheck

Random-Access Scan (Non serial-structured)



Scan Cell Design

- **Static / Dynamic**
- **Single / Double stages**
- **Latch / Flip-flop (Clocking Scheme)**


Usually Two Operation Modes

- **Functional mode**
- **Shift mode**

IBM LSSD Scan Cell

用主僕式 latch
好處: 有效率

• Gate Level



- Functional mode : **A=0**, C and B
- Active Test(Shift) mode : C=0, A and B active
- Performance degradation is less than Mux-scan FF
- Non-overlap clock scheme

IBM LSSD Scan Cell

Advantages


- It allows us to insert scan into a latch-based design.
- LSSD is guaranteed to be race free, which not case for the Muxed-D and Clocked-scan design.

Disadvantages

- It requires routing for the additional clocks, which increases routing complexity.

IBM LSSD Scan Cell (Cont.)

- Switch / Inverter level




目的: 讓速度變快, data 送進來可以讓下個 latch 直接存, 再接收新 data




Clocking Scheme of LSSD Double-Latch

non-overlapping: avoid skew

Normal mode:




Test mode:




LSSD Single-Latch Design

latch 直接接到 output, 讓資料快速送出




Example



Scan Design Costs

- **Area overhead**
- **Possible performance degradation**
- **Extra pins**
- **High test time**
- **Extra clock control**

More Area OverHead



重新編排 register 位子,
紅線不交錯 就不用做多平面 → 省空間

這種排序: 混亂, 面積變大


Advanced Scan Concepts

- **Partial scan (P.S.)**: 有些变 scan register, 有些不用
- **Multiple test session (M.T.S.)**: 一个 scan chain 分成多段
- **Multiple scan chains (M.S.C.)** 各别 input
- **Broadcast scan chains (B.S.C)** 同一

Method	P.S.	M.T.S.	M.S.C.	B.S.C.
Area overhead	↓	same	same or ↑	same
Performance Degradation	↓	same	same	same
Extra pins	same	same	same or ↑	↓
Extra clock control	same	same	same	same
Test application time	↓ or ↑	↓	↓	↓

Partial Scan: Only a subset of all flip-flops are scanned

Test
Generation
Complexity



• Trade-off between

- Area overhead
- Test generation complexity

Partial Scan and Full Scan


- Full scan

- Every flip-flop is scanable
- More hardware overhead
- Higher fault coverage
- Longer test time ∵所有电路都串联
- Shorter ATPG time required ∵容易测


- Partial scan

- Not every flip-flop is scanable
- Less hardware overhead
- Less fault coverage
- Shorter test time
- Longer ATPG time required


Scan Design Flow



Scan Register Selection



Clock Skew Between Two Clock Domains



Lock-up Latch

