# Introduction to CMOS VLSI Design

# Lecture 4: DC & Transient Response

#### **Outline**

- □ DC Response
- Logic Levels and Noise Margins
- □ Transient Response
- Delay Estimation

#### **Activity**

***************************************					
1)	1) If the width of a transistor increases, the current will				
ind	crease	decrease	not change		
2)	If the le	ength of a transistor increases, th	ne current will		
ind	crease	decrease	not change		
3)	3) If the supply voltage of a chip increases, the maximum transistor current will				
ind	crease	decrease	not change		
4)	If the v	vidth of a transistor increases, its	gate capacitance will		
ind	crease	decrease	not change		
5)	5) If the length of a transistor increases, its gate capacitance will				
ind	crease	decrease	not change		
6) If the supply voltage of a chip increases, the gate capacitance of each transistor will					
ind	crease	decrease	not change		

**4: DC and Transient Response** 

**CMOS VLSI Design** 

Slide 3

#### **Activity**

If the width of a transistor increases, the current will decrease not change increase If the length of a transistor increases, the current will decrease increase not change If the supply voltage of a chip increases, the maximum transistor current will decrease not change increase If the width of a transistor increases, its gate capacitance will decrease increase not change If the length of a transistor increases, its gate capacitance will decrease increase not change If the supply voltage of a chip increases, the gate capacitance of each transistor will

4: DC and Transient Response CMOS VLSI Design

increase

decrease

Slide 4

not change



#### **DC** Response

- $\Box$  DC Response:  $V_{out}$  vs.  $V_{in}$  for a gate
- Ex: Inverter

輸出 取決於

電晶體的大小 和 電流


$$-$$
 When  $V_{in} = 0$ 

$$\rightarrow$$
  $V_{out} = V_{DD}$ 

$$- \text{ When } V_{in} = 0 \qquad -> \qquad V_{out} = V_{DD} \\ - \text{ When } V_{in} = V_{DD} \qquad -> \qquad V_{out} = 0$$

$$\rightarrow$$
  $V_{out} = 0$ 

- In between, V<sub>out</sub> depends on transistor size and current



- By KCL, must settle such that


$$I_{dsn} = |I_{dsp}|$$

- We could solve equations
- But graphical solution gives more insight


#### **Transistor Operation**

- ☐ Current depends on region of transistor behavior
- ☐ For what V<sub>in</sub> and V<sub>out</sub> are nMOS and pMOS in
  - Cutoff?
  - Linear?
  - Saturation?

Cutoff	Linear	Saturated
V <sub>gsn</sub> <	V <sub>gsn</sub> >	V <sub>gsn</sub> >
	V <sub>dsn</sub> <	V <sub>dsn</sub> >




Cutoff	Linear	Saturated
$V_{gsn} < V_{tn}$	$V_{gsn} > V_{tn}$	$V_{gsn} > V_{tn}$
這裡是要走下面的狀況 1導通	$V_{dsn} < V_{gsn} - V_{tn}$	$V_{dsn} > V_{gsn} - V_{tn}$




Cutoff	Linear	Saturated
$V_{gsn} < V_{tn}$	$V_{gsn} > V_{tn}$	$V_{gsn} > V_{tn}$
	$V_{dsn} < V_{gsn} - V_{tn}$	$V_{dsn} > V_{gsn} - V_{tn}$

$$V_{gsn} = V_{in}$$
 $V_{dsn} = V_{out}$ 




Cutoff	Linear	Saturated
$V_{gsn} < V_{tn}$	$V_{gsn} > V_{tn}$	$V_{gsn} > V_{tn}$
$V_{in} < V_{tn}$	$V_{in} > V_{tn}$	$V_{in} > V_{tn}$
	$V_{dsn} < V_{gsn} - V_{tn}$	$V_{dsn} > V_{gsn} - V_{tn}$
	$V_{out} < V_{in} - V_{tn}$	$V_{out} > V_{in} - V_{tn}$


$$V_{gsn} = V_{in}$$
 $V_{dsn} = V_{out}$ 



Cutoff	Linear	Saturated
V <sub>gsp</sub> >	V <sub>gsp</sub> <	V <sub>gsp</sub> <
	V <sub>dsp</sub> >	V <sub>dsp</sub> <




Cutoff	Linear	Saturated
$V_{gsp} > V_{tp}$	$V_{gsp} < V_{tp}$	$V_{gsp} < V_{tp}$
	$V_{dsp} > V_{gsp} - V_{tp}$	$V_{\rm dsp} < V_{\rm gsp} - V_{\rm tp}$




Cutoff	Linear	Saturated
$V_{gsp} > V_{tp}$	$V_{gsp} < V_{tp}$	$V_{gsp} < V_{tp}$
	$V_{dsp} > V_{gsp} - V_{tp}$	$V_{\rm dsp} < V_{\rm gsp} - V_{\rm tp}$

$$V_{gsp} = V_{in} - V_{DD}$$
  $V_{tp} < 0$   
 $V_{dsp} = V_{out} - V_{DD}$ 




Cutoff	Linear	Saturated
$V_{gsp} > V_{tp}$	$V_{gsp} < V_{tp}$	$V_{gsp} < V_{tp}$
$V_{in} > V_{DD} + V_{tp}$	$V_{in} < V_{DD} + V_{tp}$	$V_{in} < V_{DD} + V_{tp}$
這裡是要走上面的狀況 Pmos	$V_{\rm dsp} > V_{\rm gsp} - V_{\rm tp}$	$V_{\rm dsp} < V_{\rm gsp} - V_{\rm tp}$
0導通	$V_{out} > V_{in} - V_{tp}$	$V_{out} < V_{in} - V_{tp}$


$$V_{gsp} = V_{in} - V_{DD}$$
  $V_{tp} < 0$   
 $V_{dsp} = V_{out} - V_{DD}$ 




#### **I-V Characteristics**

 $\Box$  Make pMOS is wider than nMOS such that  $\beta_n = \beta_p$ 








如果斜率不一樣 就會有延遲 會不好決定收取時間

Beta 當作 導電係數

# Current vs. V<sub>out</sub>, V<sub>in</sub>




**CMOS VLSI Design** 

Slide 16

**4: DC and Transient Response** 

- $\Box$  For a given  $V_{in}$ :
  - Plot I<sub>dsn</sub>, I<sub>dsp</sub> vs. V<sub>out</sub>
  - V<sub>out</sub> must be where |currents| are equal in




4: DC and Transient Response


**CMOS VLSI Design** 

Slide 17


$$\Box$$
  $V_{in} = 0$ 




$$\Box$$
  $V_{in} = 0.2V_{DD}$ 




$$\Box$$
  $V_{in} = 0.4V_{DD}$ 



$$\Box$$
  $V_{in} = 0.6V_{DD}$ 



$$\Box$$
  $V_{in} = 0.8 V_{DD}$ 




**4: DC and Transient Response** 


**CMOS VLSI Design** 

Slide 22

$$\Box$$
  $V_{in} = V_{DD}$ 



#### **Load Line Summary**




**4: DC and Transient Response** 


**CMOS VLSI Design** 

Slide 24

#### **DC Transfer Curve**

☐ Transcribe points onto V<sub>in</sub> vs. V<sub>out</sub> plot






因為這是一個not 所以輸出越高 就會越接近0

#### **Operating Regions**

☐ Revisit transistor operating regions


Region	nMOS	pMOS
Α		
В		
С		
D		
E		



#### **Operating Regions**


□ Revisit transistor operating regions

Region	nMOS	pMOS
Α	Cutoff	Linear
В	Saturation	Linear
С	Saturation	Saturation
D	Linear	Saturation
E	Linear	Cutoff



#### **Beta Ratio**

- $\Box$  If  $\beta_p / \beta_n \neq 1$ , switching point will move from  $V_{DD}/2$
- ☐ Called *skewed* gate
- □ Other gates: collapse into equivalent inverter








Figure 7.34 Relative FET sizing




這裡是調整w 寬度 來 控制電阻

因為電阻 都要和原本的 not 的 電阻 一樣

因為 串連 電阻會加起來 所以串連的電阻 都要變成 R/2




**CMOS VLSI Design** 




#### **Noise Margins**

□ How much noise can a gate input see before it does not recognize the input?




#### **Logic Levels**

☐ To maximize noise margins, select logic levels at



## **Logic Levels**


- ☐ To maximize noise margins, select logic levels at
  - unity gain point of DC transfer characteristic



## **Transient Response**

- ☐ *DC analysis* tells us V<sub>out</sub> if V<sub>in</sub> is constant
- $\Box$  Transient analysis tells us  $V_{out}(t)$  if  $V_{in}(t)$  changes
  - Requires solving differential equations
- ☐ Input is usually considered to be a step or ramp
  - From 0 to V<sub>DD</sub> or vice versa


$$V_{in}(t) = V_{out}(t < t_0) = \frac{dV_{out}(t)}{dt} = 0$$




$$V_{in}(t) = u(t - t_0)V_{DD}$$

$$V_{out}(t < t_0) =$$

$$\frac{dV_{out}(t)}{dt} =$$




$$\begin{aligned} & V_{in}(t) = u(t - t_0)V_{DD} \\ & V_{out}(t < t_0) = V_{DD} \\ & \frac{dV_{out}(t)}{dt} = \end{aligned}$$



$$V_{in}(t) = u(t - t_0)V_{DD}$$


$$V_{out}(t < t_0) = V_{DD}$$

$$\frac{dV_{out}(t)}{dt} = -\frac{I_{dsn}(t)}{C}$$



$$I_{dsn}(t) = \begin{cases} t \leq t_0 \\ V_{out} > V_{DD} - V_t \\ V_{out} < V_{DD} - V_t \end{cases}$$

$$\begin{aligned} V_{in}(t) &= u(t - t_0)V_{DD} \\ V_{out}(t < t_0) &= V_{DD} \\ \frac{dV_{out}(t)}{dt} &= -\frac{I_{dsn}(t)}{C} \end{aligned}$$




$$I_{dsn}(t) = \begin{cases} 0 & t \leq t_0 \\ \frac{\beta}{2} (V_{DD} - V)^2 & V_{out} > V_{DD} - V_t \\ \beta (V_{DD} - V_t - \frac{V_{out}(t)}{2}) V_{out}(t) & V_{out} < V_{DD} - V_t \end{cases}$$


$$V_{in}(t) = u(t - t_0)V_{DD}$$

$$V_{out}(t < t_0) = V_{DD}$$

$$\frac{dV_{out}(t)}{dt} = -\frac{I_{dsn}(t)}{C}$$



$$I_{dsn}(t) = \begin{cases} 0 & t \leq t_0 \\ \frac{\beta}{2} (V_{DD} - V)^2 & V_{out} > V_{DD} - V_t \\ \beta (V_{DD} - V_t - \frac{V_{out}(t)}{2}) V_{out}(t) & V_{out} < V_{DD} - V_t \end{cases}$$



## **Delay Definitions**

 $\Box$   $t_{pdr}$ 

t<sub>pdf</sub>:

 $\mathbf{J} \mathbf{t}_{\mathsf{pd}}$ 

 $\Box$   $t_r$ 

□ **t**<sub>f</sub>: fall time

# **Delay Definitions**

- □ t<sub>pdr</sub>: rising propagation delay
- 傳遞延遲



- From input to rising output crossing  $V_{DD}/2$
- □ t<sub>pdf</sub>: falling propagation delay
  - From input to falling output crossing  $V_{DD}/2$
- ☐ t<sub>pd</sub>: average propagation delay

$$+ t_{pd} = (t_{pdr} + t_{pdf})/2$$

- □ (t<sub>r</sub>: <del>rise time</del>
  - From output crossing 0.2  $V_{DD}$  to 0.8  $V_{DD}$
- □ **t**<sub>f</sub>: fall time
  - From output crossing 0.8  $V_{DD}$  to 0.2  $V_{DD}$


## **Delay Definitions**

- □ t<sub>cdr</sub>: rising contamination delay
  - From input to rising output crossing  $V_{DD}/2$
- □ t<sub>cdf</sub>: falling contamination delay
  - From input to falling output crossing  $V_{DD}/2$
- □ t<sub>cd</sub>: average contamination delay

$$- t_{pd} = (t_{cdr} + t_{cdf})/2$$

## Simulated Inverter Delay

- □ Solving differential equations by hand is too hard
- ☐ SPICE simulator solves the equations numerically
  - Uses more accurate I-V models too!
- But simulations take time to write





## **Delay Estimation**


- ☐ We would like to be able to easily estimate delay
  - Not as accurate as simulation
  - But easier to ask "What if?"
- ☐ The step response usually looks like a 1<sup>st</sup> order RC response with a decaying exponential.
- Use RC delay models to estimate delay
  - C = total capacitance on output node
  - Use effective resistance R
  - So that  $t_{pd} = RC$
- ☐ Characterize transistors by finding their effective R
  - Depends on average current as gate switches

## **RC Delay Models**

- ☐ Use equivalent circuits for MOS transistors
  - Ideal switch + capacitance and ON resistance
  - Unit nMOS has resistance R, capacitance C
  - Unit pMOS has resistance 2R, capacitance C
- Capacitance proportional to width
- ☐ Resistance inversely proportional to width









□ Sketch a 3-input NAND with transistor widths chosen to achieve effective rise and fall resistances equal to a unit inverter (R).

□ Sketch a 3-input NAND with transistor widths chosen to achieve effective rise and fall resistances equal to a unit inverter (R).




□ Sketch a 3-input NAND with transistor widths chosen to achieve effective rise and fall resistances equal to a unit inverter (R).

他為了把電阻變小




#### 3-input NAND Caps

Annotate the 3-input NAND gate with gate and diffusion capacitance.




#### 3-input NAND Caps

Annotate the 3-input NAND gate with gate and diffusion capacitance.



## 3-input NAND Caps

Annotate the 3-input NAND gate with gate and diffusion capacitance.




## **Elmore Delay**


- ON transistors look like resistors
- ☐ Pullup or pulldown network modeled as RC ladder
- □ Elmore delay of RC ladder


$$t_{pd} \approx \sum_{\text{nodes } i} R_{i-to-source} C_i$$

$$= R_1 C_1 + (R_1 + R_2) C_2 + \dots + (R_1 + R_2 + \dots + R_N) C_N$$




☐ Estimate worst-case rising and falling delay of 2-input NAND driving *h* identical gates.







☐ Estimate rising and falling propagation delays of a 2-input NAND driving *h* identical gates.





Estimate rising and falling propagation delays of a 2input NAND driving h identical gates.





Estimate rising and falling propagation delays of a 2input NAND driving h identical gates.






4: DC and Transient Response


**CMOS VLSI Design** 

Slide 58





Estimate rising and falling propagation delays of a 2input NAND driving h identical gates.






Estimate rising and falling propagation delays of a 2input NAND driving h identical gates.





$$\begin{array}{c|c}
x & R/2 & Y \\
R/2 & 2C & (6+4h)C
\end{array} \qquad t_{pdf} =$$

□ Estimate rising and falling propagation delays of a 2input NAND driving h identical gates.




## **Delay Components**

- Delay has two parts
  - Parasitic delay 寄生 延遲?
    - 6 or 7 RC
    - Independent of load
  - Effort delay
    - 4h RC
    - Proportional to load capacitance


## **Contamination Delay**

- □ Best-case (contamination) delay can be substantially less than propagation delay.
- Ex: If both inputs fall simultaneously




## **Diffusion Capacitance**


- we assumed contacted diffusion on every s / d.
- Good layout minimizes diffusion area
- ☐ Ex: NAND3 layout shares one diffusion contact
  - Reduces output capacitance by 2C
  - Merged uncontacted diffusion might help too



# **Layout Comparison**

☐ Which layout is better?





**4: DC and Transient Response** 

**CMOS VLSI Design** 

Slide 65