## 2023 Digital IC Design Homework 4

N	NAME 劉承軒						
S	Student ID P77111079						
Simulation Result							
_	S	4: 10	0		Gate-level	100	
Functional simulation 10			<i>1</i> 0		simulation	100	
Layer 0 output is correct ! Layer 1 output is correct!					Layer 0 output is correct !   Layer 1 output is correct!		
SUMMARY					# SUMMARY		
Congratulations! Layer 0 data have been generated successfully! The result i  Congratulations! Layer 1 data have been generated successfully! The result i					★	generated successfully! The result is PASS! generated successfully! The result is PASS!	
	terminate at 70662 cycle				# terminate at 70662 cycle		
(	** Note: \$finish : C:/Users/liu Time: 3533108315 ps Iteration:	ch/Desktop/Code/DIC_Assignment/H 0 Instance: /testfixture	W4/testfixt	ure.v	<pre># ** Note: \$finish : C:/Users/liuch/Des # Time: 3533108315 ps Iteration: 0 In.</pre>	ktop/Code/DIC_Assignment/HW4/testfixture.v( stance: /testfixture	
Synthesis Result							
Total logic elements				451			
Total memory bits				0			
Embedded multiplier 9-bit elements				2			
Total cycle used				70662			
	< <filter>&gt;</filter>						
	Flow Status		Successful - Sun May 21 14:21:05 2023				
0				20.1.1 Build 720 11/11/2020 SJ Lite Edition			
į	Revision Name		ATCONV				
	,			ATCONV			
	Family			Cyclone IV E			
i	Device			EP4CE55F23A7			
			Final	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
				451 / 55,856 ( < 1 % )			
			152	52 2 / 325 ( 25 % )			
	' ·		-	525 (	25 %)		
			0	/ 2,396,160 ( 0 % )			
	Embedded Multiplier 9-bit elements 2/3						
			0/4				
			, 0 //	- ,			
Description of your design							

I use a [8:0] array to store target address of peripheral address of current pixel. This may spend some area but is easy to use. It use 10 cycles to get all 3\*3 pixels and calculate the temp multiplication results simultaneously. After all 3\*3 pixels are done then store the relu result to layer 0 memory and move to the next pixels. The maxpooling stage is simply loading 4 pixels in layer 0 and do the comparison.

 $Scoring = (Total\ logic\ elements + Total\ memory\ bits + 9*Embedded\ multipliers\ 9-bit\ elements)\ X\ Total\ cycle\ used$ 

<sup>\*</sup> Total logic elements must not exceed 1000.